summaryrefslogtreecommitdiff
path: root/include/configs/spieval.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@pollux.denx.de>2006-07-21 11:16:34 +0200
committerWolfgang Denk <wd@pollux.denx.de>2006-07-21 11:16:34 +0200
commit5078cce81c77d52ff38921b43f5ea73eebf40251 (patch)
treef930e06dd7a8bfe210bab9b86f329dfa3d07fef3 /include/configs/spieval.h
parent978b10964c1a4b3bf97fa5198ba62b36bd173cbe (diff)
downloadu-boot-imx-5078cce81c77d52ff38921b43f5ea73eebf40251.zip
u-boot-imx-5078cce81c77d52ff38921b43f5ea73eebf40251.tar.gz
u-boot-imx-5078cce81c77d52ff38921b43f5ea73eebf40251.tar.bz2
* Cleanup TQM5200 board configurations:
- make highboot configurations use environment at high end, too, to avoid flash fragmentation - always use redundand environment - don't enable video code for modules without graphics controller - provide useful (though different) mtdparts settings - get rid of CONFIG_CS_AUTOCONF which was always set anyway * Extend mkconfig tool to print more useful target name
Diffstat (limited to 'include/configs/spieval.h')
-rw-r--r--include/configs/spieval.h7
1 files changed, 0 insertions, 7 deletions
diff --git a/include/configs/spieval.h b/include/configs/spieval.h
index 9ebb51e..f40dde2 100644
--- a/include/configs/spieval.h
+++ b/include/configs/spieval.h
@@ -452,32 +452,25 @@
#define CFG_CS0_START CFG_FLASH_BASE
#define CFG_CS0_SIZE CFG_FLASH_SIZE
-/* automatic configuration of chip selects */
-#ifdef CONFIG_CS_AUTOCONF
#define CONFIG_LAST_STAGE_INIT
-#endif
/*
* SRAM - Do not map below 2 GB in address space, because this area is used
* for SDRAM autosizing.
*/
-#if defined (CONFIG_CS_AUTOCONF)
#define CFG_CS2_START 0xE5000000
#define CFG_CS2_SIZE 0x100000 /* 1 MByte */
#define CFG_CS2_CFG 0x0004D930
-#endif
/*
* Grafic controller - Do not map below 2 GB in address space, because this
* area is used for SDRAM autosizing.
*/
-#if defined (CONFIG_CS_AUTOCONF)
#define SM501_FB_BASE 0xE0000000
#define CFG_CS1_START (SM501_FB_BASE)
#define CFG_CS1_SIZE 0x4000000 /* 64 MByte */
#define CFG_CS1_CFG 0x8F48FF70
#define SM501_MMIO_BASE CFG_CS1_START + 0x03E00000
-#endif
#define CFG_CS_BURST 0x00000000
#define CFG_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */