summaryrefslogtreecommitdiff
path: root/include/configs/mx6q_sabreauto.h
diff options
context:
space:
mode:
authorAnish Trivedi <anish@freescale.com>2011-06-22 17:49:45 -0500
committerAnish Trivedi <anish@freescale.com>2011-07-05 14:28:09 -0500
commit82102d3fdeae0dcd79d9b3ab7daa96bebd5ad290 (patch)
treea21029195468b8d1ffcc134d8bb25fb6e724eb90 /include/configs/mx6q_sabreauto.h
parentc2ee955784881a2f3ac4c0cc234ba23d83205cb1 (diff)
downloadu-boot-imx-82102d3fdeae0dcd79d9b3ab7daa96bebd5ad290.zip
u-boot-imx-82102d3fdeae0dcd79d9b3ab7daa96bebd5ad290.tar.gz
u-boot-imx-82102d3fdeae0dcd79d9b3ab7daa96bebd5ad290.tar.bz2
ENGR00139206 MX6 USDHC eMMC 4.4 support
New bit definitions in USDHC. Added is_usdhc variable to fsl_esdhc_cfg to distinguish between ESDHC and USDHC. Enabled DDR mode support in USDHC. Created a config to customize target delay for DDR mode. Modified USDHC pad settings to make DDR mode work for all emmcs at 50 MHz. Signed-off-by: Anish Trivedi <anish@freescale.com>
Diffstat (limited to 'include/configs/mx6q_sabreauto.h')
-rw-r--r--include/configs/mx6q_sabreauto.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/configs/mx6q_sabreauto.h b/include/configs/mx6q_sabreauto.h
index 34d53bc..32247c0 100644
--- a/include/configs/mx6q_sabreauto.h
+++ b/include/configs/mx6q_sabreauto.h
@@ -183,6 +183,8 @@
#define CONFIG_BOOT_PARTITION_ACCESS
/* SD3 and SD4 are 8 bit */
#define CONFIG_MMC_8BIT_PORTS 0xC
+ /* Setup target delay in DDR mode for each SD port */
+ #define CONFIG_GET_DDR_TARGET_DELAY
#endif
/*