diff options
author | Wolfgang Denk <wd@denx.de> | 2007-08-06 00:55:51 +0200 |
---|---|---|
committer | Wolfgang Denk <wd@denx.de> | 2007-08-06 00:55:51 +0200 |
commit | 46919751eac7d5c210e6e71ad4bf2bae4805902e (patch) | |
tree | 5a6097aef0f398adb4e60047efb28c37b79bec50 /include/configs/lwmon5.h | |
parent | 8092fef4c29b395958bb649647da7e3775731517 (diff) | |
parent | c7e717ebc2b044d7a71062552c9dc0f54ea9b779 (diff) | |
download | u-boot-imx-46919751eac7d5c210e6e71ad4bf2bae4805902e.zip u-boot-imx-46919751eac7d5c210e6e71ad4bf2bae4805902e.tar.gz u-boot-imx-46919751eac7d5c210e6e71ad4bf2bae4805902e.tar.bz2 |
Merge with /home/wd/git/u-boot/custodian/u-boot-mpc85xx
Diffstat (limited to 'include/configs/lwmon5.h')
-rw-r--r-- | include/configs/lwmon5.h | 16 |
1 files changed, 14 insertions, 2 deletions
diff --git a/include/configs/lwmon5.h b/include/configs/lwmon5.h index f24dac4..ef9ab22 100644 --- a/include/configs/lwmon5.h +++ b/include/configs/lwmon5.h @@ -339,12 +339,24 @@ #define CFG_EBC_CFG 0xb8400000 /*----------------------------------------------------------------------- + * Graphics (Fujitsu Lime) + *----------------------------------------------------------------------*/ +/* SDRAM Clock frequency adjustment register */ +#define CFG_LIME_SDRAM_CLOCK 0xC1FC0000 +/* Lime Clock frequency is to set 133MHz */ +#define CFG_LIME_CLOCK_133MHZ 0x10000 + +/* SDRAM Parameter register */ +#define CFG_LIME_MMR 0xC1FCFFFC +/* SDRAM parameter value */ +#define CFG_LIME_MMR_VALUE 0x414FB7F2 + +/*----------------------------------------------------------------------- * GPIO Setup *----------------------------------------------------------------------*/ #define CFG_GPIO_PHY1_RST 12 #define CFG_GPIO_FLASH_WP 14 #define CFG_GPIO_PHY0_RST 22 -#define CFG_GPIO_HUB_RST 50 #define CFG_GPIO_WATCHDOG 58 #define CFG_GPIO_LIME_S 59 #define CFG_GPIO_LIME_RST 60 @@ -408,7 +420,7 @@ {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO47 UIC_IRQ(8) DMA_ACK(0) */ \ {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO48 UIC_IRQ(9) DMA_EOT/TC(0) */ \ {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO49 Unselect via TraceSelect Bit */ \ -{GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \ +{GPIO1_BASE, GPIO_IN, GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \ {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO51 Unselect via TraceSelect Bit */ \ {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO52 Unselect via TraceSelect Bit */ \ {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO53 Unselect via TraceSelect Bit */ \ |