diff options
| author | Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com> | 2013-09-30 10:08:40 +0900 |
|---|---|---|
| committer | Nobuhiro Iwamatsu <iwamatsu@nigauri.org> | 2013-12-18 16:35:45 +0900 |
| commit | b9107adf0bda7725184de7ab8bac56f3aa9cb553 (patch) | |
| tree | da36948124ebb59053a24490b4c5cd32c12f6df8 /include/configs/lager.h | |
| parent | 23565c6bccf098418a03405bedda6f7d3e68da36 (diff) | |
| download | u-boot-imx-b9107adf0bda7725184de7ab8bac56f3aa9cb553.zip u-boot-imx-b9107adf0bda7725184de7ab8bac56f3aa9cb553.tar.gz u-boot-imx-b9107adf0bda7725184de7ab8bac56f3aa9cb553.tar.bz2 | |
arm: lager: Add support I2C
The lager board has I2C for rcar.
This supports I2C for rcar on lager board.
Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Diffstat (limited to 'include/configs/lager.h')
| -rw-r--r-- | include/configs/lager.h | 14 |
1 files changed, 14 insertions, 0 deletions
diff --git a/include/configs/lager.h b/include/configs/lager.h index e4a5cca..dd61ca0 100644 --- a/include/configs/lager.h +++ b/include/configs/lager.h @@ -146,12 +146,26 @@ #define CONFIG_BITBANGMII #define CONFIG_BITBANGMII_MULTI +/* I2C */ +#define CONFIG_SYS_I2C +#define CONFIG_SYS_I2C_RCAR +#define CONFIG_SYS_RCAR_I2C0_BASE 0xE6508000 +#define CONFIG_SYS_RCAR_I2C0_SPEED 400000 +#define CONFIG_SYS_RCAR_I2C1_BASE 0xE6518000 +#define CONFIG_SYS_RCAR_I2C1_SPEED 400000 +#define CONFIG_SYS_RCAR_I2C2_BASE 0xE6530000 +#define CONFIG_SYS_RCAR_I2C2_SPEED 400000 +#define CONFIG_SYS_RCAR_I2C3_BASE 0xE6540000 +#define CONFIG_SYS_RCAR_I2C3_SPEED 400000 +#define CONFIF_SYS_RCAR_I2C_NUM_CONTROLLERS 4 + /* Board Clock */ #define CONFIG_BASE_CLK_FREQ 20000000u #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_BASE_CLK_FREQ / 2) /* EXT / 2 */ #define CONFIG_PLL1_CLK_FREQ (CONFIG_BASE_CLK_FREQ * 156 / 2) #define CONFIG_PLL1_DIV2_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 2) #define CONFIG_MP_CLK_FREQ (CONFIG_PLL1_DIV2_CLK_FREQ / 15) +#define CONFIG_HP_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 12) #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_MP_CLK_FREQ #define CONFIG_SYS_TMU_CLK_DIV 4 |