summaryrefslogtreecommitdiff
path: root/include/configs/iocon.h
diff options
context:
space:
mode:
authorDirk Eibach <dirk.eibach@gdsys.cc>2014-07-03 09:28:17 +0200
committerTom Rini <trini@ti.com>2014-07-07 19:47:18 -0400
commitedfe9fea7ce0a1cfde67712a67f88b601eb7803f (patch)
tree7b53af54931d4de8d678153151d961acc8513cba /include/configs/iocon.h
parent35ecf752305aadd2b048c5942f56bec813d12ad4 (diff)
downloadu-boot-imx-edfe9fea7ce0a1cfde67712a67f88b601eb7803f.zip
u-boot-imx-edfe9fea7ce0a1cfde67712a67f88b601eb7803f.tar.gz
u-boot-imx-edfe9fea7ce0a1cfde67712a67f88b601eb7803f.tar.bz2
board: iocon: Support DisplayPort hardware
There is a new iocon hardware flavor, supporting DisplayPort finally. Signed-off-by: Dirk Eibach <dirk.eibach@gdsys.cc>
Diffstat (limited to 'include/configs/iocon.h')
-rw-r--r--include/configs/iocon.h9
1 files changed, 7 insertions, 2 deletions
diff --git a/include/configs/iocon.h b/include/configs/iocon.h
index f36c2a3..5636f38 100644
--- a/include/configs/iocon.h
+++ b/include/configs/iocon.h
@@ -121,7 +121,9 @@
#define CONFIG_SYS_I2C_SOFT_SPEED_4 50000
#define CONFIG_SYS_I2C_SOFT_SLAVE_4 0x7F
+#define CONFIG_SYS_ICS8N3QV01_I2C {1, 2, 3, 4}
#define CONFIG_SYS_CH7301_I2C {1, 2, 3, 4}
+#define CONFIG_SYS_DP501_I2C {1, 2, 3, 4}
#ifndef __ASSEMBLY__
void fpga_gpio_set(unsigned int bus, int pin);
@@ -146,6 +148,8 @@ int fpga_gpio_get(unsigned int bus, int pin);
fpga_gpio_set(I2C_ADAP_HWNR, 0x0020); \
else \
fpga_gpio_clear(I2C_ADAP_HWNR, 0x0020); \
+ while (!!fpga_gpio_get(I2C_ADAP_HWNR, 0x0020) != !!bit) \
+ ; \
} while (0)
#define I2C_DELAY udelay(25) /* 1/4 I2C clock duration */
@@ -153,7 +157,6 @@ int fpga_gpio_get(unsigned int bus, int pin);
* OSD hardware
*/
#define CONFIG_SYS_MPC92469AC
-#define CONFIG_SYS_CH7301
/*
* FLASH organization
@@ -282,9 +285,11 @@ int fpga_gpio_get(unsigned int bus, int pin);
/*
* OSD Setup
*/
+#define CONFIG_SYS_ICS8N3QV01
#define CONFIG_SYS_MPC92469AC
-#define CONFIG_SYS_CH7301
#define CONFIG_SYS_OSD_SCREENS 1
+#define CONFIG_SYS_DP501_DIFFERENTIAL
+#define CONFIG_SYS_DP501_VCAPCTRL0 0x01 /* DDR mode 0, DE for H/VSYNC */
#define CONFIG_BITBANGMII /* bit-bang MII PHY management */
#define CONFIG_BITBANGMII_MULTI