summaryrefslogtreecommitdiff
path: root/include/configs/MPC8541CDS.h
diff options
context:
space:
mode:
authorTimur Tabi <timur@freescale.com>2008-07-18 16:52:23 +0200
committerAndrew Fleming-AFLEMING <afleming@freescale.com>2008-09-08 17:46:48 -0500
commit8febd13c69cb68652577d1a9fcbde954bf784155 (patch)
treef4ba0920b6a4f7e5144d7e4a898e21cbb8c4449e /include/configs/MPC8541CDS.h
parent302e52e0b1d4c7f994991709d0cb6c3ea612cdb5 (diff)
downloadu-boot-imx-8febd13c69cb68652577d1a9fcbde954bf784155.zip
u-boot-imx-8febd13c69cb68652577d1a9fcbde954bf784155.tar.gz
u-boot-imx-8febd13c69cb68652577d1a9fcbde954bf784155.tar.bz2
Update Freescale 85xx boards to sys_eeprom.c
The new sys_eeprom.c supports both the old CCID EEPROM format and the new NXID format, and so it obsoletes board/freescale/common/cds_eeprom.c. Freescale 86xx boards already use sys_eeprom.c, so this patch migrates the remaining Freescale 85xx boards to use it as well. cds_eeprom.c is deleted. Signed-off-by: Timur Tabi <timur@freescale.com>
Diffstat (limited to 'include/configs/MPC8541CDS.h')
-rw-r--r--include/configs/MPC8541CDS.h9
1 files changed, 7 insertions, 2 deletions
diff --git a/include/configs/MPC8541CDS.h b/include/configs/MPC8541CDS.h
index 29dff32..bfd86f5 100644
--- a/include/configs/MPC8541CDS.h
+++ b/include/configs/MPC8541CDS.h
@@ -44,7 +44,6 @@
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
#define CONFIG_FSL_VIA
-#define CONFIG_FSL_CDS_EEPROM
/*
* When initializing flash, if we cannot find the manufacturer ID,
@@ -328,11 +327,17 @@ extern unsigned long get_clock_freq(void);
#define CONFIG_HARD_I2C /* I2C with hardware support*/
#undef CONFIG_SOFT_I2C /* I2C bit-banged */
#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
-#define CFG_I2C_EEPROM_ADDR 0x57
#define CFG_I2C_SLAVE 0x7F
#define CFG_I2C_NOPROBES {0x69} /* Don't probe these addrs */
#define CFG_I2C_OFFSET 0x3000
+/* EEPROM */
+#define CONFIG_ID_EEPROM
+#define CFG_I2C_EEPROM_CCID
+#define CFG_ID_EEPROM
+#define CFG_I2C_EEPROM_ADDR 0x57
+#define CFG_I2C_EEPROM_ADDR_LEN 2
+
/*
* General PCI
* Memory space is mapped 1-1, but I/O space must start from 0.