summaryrefslogtreecommitdiff
path: root/include/configs/MPC837XERDB.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2009-02-24 22:52:16 +0100
committerWolfgang Denk <wd@denx.de>2009-02-24 22:52:16 +0100
commit89e372cd3d520ed20fab543f2cbba2dbb9490cf8 (patch)
tree38ae9f69a9e091ace6ae531cd71830662eccc2e6 /include/configs/MPC837XERDB.h
parentbd76729bcbfd64b5d016a9b936f058931fc06eaf (diff)
parent7e91558032a0c1932dd7f4f562f9c7cc55efc496 (diff)
downloadu-boot-imx-89e372cd3d520ed20fab543f2cbba2dbb9490cf8.zip
u-boot-imx-89e372cd3d520ed20fab543f2cbba2dbb9490cf8.tar.gz
u-boot-imx-89e372cd3d520ed20fab543f2cbba2dbb9490cf8.tar.bz2
Merge branch 'master' of git://git.denx.de/u-boot-mpc83xx
Diffstat (limited to 'include/configs/MPC837XERDB.h')
-rw-r--r--include/configs/MPC837XERDB.h21
1 files changed, 21 insertions, 0 deletions
diff --git a/include/configs/MPC837XERDB.h b/include/configs/MPC837XERDB.h
index 2e31dd0..8d0c93b 100644
--- a/include/configs/MPC837XERDB.h
+++ b/include/configs/MPC837XERDB.h
@@ -49,6 +49,7 @@
#else
#define CONFIG_83XX_CLKIN 66666667 /* in Hz */
#define CONFIG_83XX_GENERIC_PCI 1
+#define CONFIG_83XX_GENERIC_PCIE 1
#endif
#ifndef CONFIG_SYS_CLK_FREQ
@@ -375,6 +376,26 @@
#define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000
#define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000
+#define CONFIG_SYS_PCIE1_BASE 0xA0000000
+#define CONFIG_SYS_PCIE1_CFG_BASE 0xA0000000
+#define CONFIG_SYS_PCIE1_CFG_SIZE 0x08000000
+#define CONFIG_SYS_PCIE1_MEM_BASE 0xA8000000
+#define CONFIG_SYS_PCIE1_MEM_PHYS 0xA8000000
+#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
+#define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
+#define CONFIG_SYS_PCIE1_IO_PHYS 0xB8000000
+#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
+
+#define CONFIG_SYS_PCIE2_BASE 0xC0000000
+#define CONFIG_SYS_PCIE2_CFG_BASE 0xC0000000
+#define CONFIG_SYS_PCIE2_CFG_SIZE 0x08000000
+#define CONFIG_SYS_PCIE2_MEM_BASE 0xC8000000
+#define CONFIG_SYS_PCIE2_MEM_PHYS 0xC8000000
+#define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000
+#define CONFIG_SYS_PCIE2_IO_BASE 0x00000000
+#define CONFIG_SYS_PCIE2_IO_PHYS 0xD8000000
+#define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000
+
#ifdef CONFIG_PCI
#define CONFIG_NET_MULTI
#define CONFIG_PCI_PNP /* do pci plug-and-play */