summaryrefslogtreecommitdiff
path: root/include/bedbug
diff options
context:
space:
mode:
authorJason Jin <Jason.jin@freescale.com>2008-09-27 14:40:57 +0800
committerAndrew Fleming-AFLEMING <afleming@freescale.com>2008-10-07 15:37:08 -0500
commitc0391111c33c22fabeddf8f4ca801ec7645b4f5c (patch)
tree38f34ae2b3cdb04300ee0c5afb08e9317c2e5d05 /include/bedbug
parentbac6a1d1fa1cd80aa57881fa9c2152b853cd0ed4 (diff)
downloadu-boot-imx-c0391111c33c22fabeddf8f4ca801ec7645b4f5c.zip
u-boot-imx-c0391111c33c22fabeddf8f4ca801ec7645b4f5c.tar.gz
u-boot-imx-c0391111c33c22fabeddf8f4ca801ec7645b4f5c.tar.bz2
Fix the incorrect DDR clk freq reporting on 8536DS
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111), The display is still sync mode DDR freq. This patch try to fix this. The display DDR freq is now the actual freq in both sync and async mode. Signed-off-by: Jason Jin <Jason.jin@freescale.com>
Diffstat (limited to 'include/bedbug')
0 files changed, 0 insertions, 0 deletions