diff options
| author | Paul Gortmaker <paul.gortmaker@windriver.com> | 2009-09-20 20:36:04 -0400 |
|---|---|---|
| committer | Kumar Gala <galak@kernel.crashing.org> | 2009-09-24 12:05:00 -0500 |
| commit | 11d5a629f8a40f9d7cffc74e58f4e3ed258e56ab (patch) | |
| tree | 084dfd5667b06957a383a14c5a67bdbaf4b10ad6 /include/asm-nios2/cache.h | |
| parent | 0c7e4d45d9fb3c9e503ee93d50572d346dae150e (diff) | |
| download | u-boot-imx-11d5a629f8a40f9d7cffc74e58f4e3ed258e56ab.zip u-boot-imx-11d5a629f8a40f9d7cffc74e58f4e3ed258e56ab.tar.gz u-boot-imx-11d5a629f8a40f9d7cffc74e58f4e3ed258e56ab.tar.bz2 | |
sbc8548: correct local bus SDRAM size from 64M to 128M
The size of the LB SDRAM on this board is 128MB, spanning CS3
and CS4. It was previously only being configured for 64MB on
CS3, since that was what the original codebase of the MPC8548CDS
had. In addition to setting up BR4/OR4, this also adds the TLB
entry for the second half of the SDRAM.
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'include/asm-nios2/cache.h')
0 files changed, 0 insertions, 0 deletions