summaryrefslogtreecommitdiff
path: root/include/asm-blackfin/mach-bf561/anomaly.h
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2008-10-06 03:45:55 -0400
committerMike Frysinger <vapier@gentoo.org>2009-02-03 19:12:21 -0500
commit47832cd15ae02fb6fde8ebed5b272f85775f2ceb (patch)
tree2e6a505ac196351be5816302a9805f438ac8aed6 /include/asm-blackfin/mach-bf561/anomaly.h
parent9d8811c5bd2b7dd6307742cf22fbdb7953b6f816 (diff)
downloadu-boot-imx-47832cd15ae02fb6fde8ebed5b272f85775f2ceb.zip
u-boot-imx-47832cd15ae02fb6fde8ebed5b272f85775f2ceb.tar.gz
u-boot-imx-47832cd15ae02fb6fde8ebed5b272f85775f2ceb.tar.bz2
Blackfin: update anomaly lists
Update the anomaly lists to match latest anomaly sheets. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'include/asm-blackfin/mach-bf561/anomaly.h')
-rw-r--r--include/asm-blackfin/mach-bf561/anomaly.h17
1 files changed, 16 insertions, 1 deletions
diff --git a/include/asm-blackfin/mach-bf561/anomaly.h b/include/asm-blackfin/mach-bf561/anomaly.h
index e9c4ca8..1a9e175 100644
--- a/include/asm-blackfin/mach-bf561/anomaly.h
+++ b/include/asm-blackfin/mach-bf561/anomaly.h
@@ -7,7 +7,7 @@
*/
/* This file shoule be up to date with:
- * - Revision P, 02/08/2008; ADSP-BF561 Blackfin Processor Anomaly List
+ * - Revision Q, 11/07/2008; ADSP-BF561 Blackfin Processor Anomaly List
*/
#ifndef _MACH_ANOMALY_H_
@@ -264,6 +264,18 @@
#define ANOMALY_05000371 (1)
/* Level-Sensitive External GPIO Wakeups May Cause Indefinite Stall */
#define ANOMALY_05000403 (1)
+/* TESTSET Instruction Causes Data Corruption with Writeback Data Cache Enabled */
+#define ANOMALY_05000412 (1)
+/* Speculative Fetches Can Cause Undesired External FIFO Operations */
+#define ANOMALY_05000416 (1)
+/* Multichannel SPORT Channel Misalignment Under Specific Configuration */
+#define ANOMALY_05000425 (1)
+/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */
+#define ANOMALY_05000426 (1)
+/* Lost/Corrupted L2/L3 Memory Write after Speculative L2 Memory Read by Core B */
+#define ANOMALY_05000428 (__SILICON_REVISION__ > 3)
+/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */
+#define ANOMALY_05000443 (1)
/* Anomalies that don't exist on this proc */
#define ANOMALY_05000158 (0)
@@ -271,5 +283,8 @@
#define ANOMALY_05000273 (0)
#define ANOMALY_05000311 (0)
#define ANOMALY_05000353 (1)
+#define ANOMALY_05000386 (1)
+#define ANOMALY_05000432 (0)
+#define ANOMALY_05000435 (0)
#endif