summaryrefslogtreecommitdiff
path: root/include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2009-02-07 05:41:17 -0500
committerMike Frysinger <vapier@gentoo.org>2009-03-23 15:14:53 -0400
commit58130f8920151d9e8942bbdf3388f2defb47e415 (patch)
tree9beacb3a8a2e28d5259acb7eb8c89b9529f30555 /include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h
parent820b076c449688bcd4af6db5a33ae424d1a60d0e (diff)
downloadu-boot-imx-58130f8920151d9e8942bbdf3388f2defb47e415.zip
u-boot-imx-58130f8920151d9e8942bbdf3388f2defb47e415.tar.gz
u-boot-imx-58130f8920151d9e8942bbdf3388f2defb47e415.tar.bz2
Blackfin: drop SPORT_TX read helper macros
The SPORT_TX registers cannot be read (the hardware will trigger an error), so drop the read helper macros. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h')
-rw-r--r--include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h3
1 files changed, 0 insertions, 3 deletions
diff --git a/include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h b/include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h
index e9572a0..51d9cf2 100644
--- a/include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h
+++ b/include/asm-blackfin/mach-bf548/ADSP-EDN-BF542-extended_cdef.h
@@ -3577,7 +3577,6 @@
#define bfin_read_SPORT1_TFSDIV() bfin_read16(SPORT1_TFSDIV)
#define bfin_write_SPORT1_TFSDIV(val) bfin_write16(SPORT1_TFSDIV, val)
#define pSPORT1_TX ((uint32_t volatile *)SPORT1_TX) /* SPORT1 Transmit Data Register */
-#define bfin_read_SPORT1_TX() bfin_read32(SPORT1_TX)
#define bfin_write_SPORT1_TX(val) bfin_write32(SPORT1_TX, val)
#define pSPORT1_RCR1 ((uint16_t volatile *)SPORT1_RCR1) /* SPORT1 Receive Configuration 1 Register */
#define bfin_read_SPORT1_RCR1() bfin_read16(SPORT1_RCR1)
@@ -3643,7 +3642,6 @@
#define bfin_read_SPORT2_TFSDIV() bfin_read16(SPORT2_TFSDIV)
#define bfin_write_SPORT2_TFSDIV(val) bfin_write16(SPORT2_TFSDIV, val)
#define pSPORT2_TX ((uint32_t volatile *)SPORT2_TX) /* SPORT2 Transmit Data Register */
-#define bfin_read_SPORT2_TX() bfin_read32(SPORT2_TX)
#define bfin_write_SPORT2_TX(val) bfin_write32(SPORT2_TX, val)
#define pSPORT2_RCR1 ((uint16_t volatile *)SPORT2_RCR1) /* SPORT2 Receive Configuration 1 Register */
#define bfin_read_SPORT2_RCR1() bfin_read16(SPORT2_RCR1)
@@ -3709,7 +3707,6 @@
#define bfin_read_SPORT3_TFSDIV() bfin_read16(SPORT3_TFSDIV)
#define bfin_write_SPORT3_TFSDIV(val) bfin_write16(SPORT3_TFSDIV, val)
#define pSPORT3_TX ((uint32_t volatile *)SPORT3_TX) /* SPORT3 Transmit Data Register */
-#define bfin_read_SPORT3_TX() bfin_read32(SPORT3_TX)
#define bfin_write_SPORT3_TX(val) bfin_write32(SPORT3_TX, val)
#define pSPORT3_RCR1 ((uint16_t volatile *)SPORT3_RCR1) /* SPORT3 Receive Configuration 1 Register */
#define bfin_read_SPORT3_RCR1() bfin_read16(SPORT3_RCR1)