summaryrefslogtreecommitdiff
path: root/examples
diff options
context:
space:
mode:
authorStanislav Galabov <sgalabov@gmail.com>2016-02-17 15:23:33 +0200
committerDaniel Schwierzeck <daniel.schwierzeck@gmail.com>2016-05-21 01:25:50 +0200
commit4a48cfc4e57b4b247d94a614b2fbfcf03aa45ea1 (patch)
tree40c8e45f1d26aa92ad11b129a4cf3c60e333d069 /examples
parent78757d52c8b27f7f33ab4035706796a414c81128 (diff)
downloadu-boot-imx-4a48cfc4e57b4b247d94a614b2fbfcf03aa45ea1.zip
u-boot-imx-4a48cfc4e57b4b247d94a614b2fbfcf03aa45ea1.tar.gz
u-boot-imx-4a48cfc4e57b4b247d94a614b2fbfcf03aa45ea1.tar.bz2
Add support for 64-bit MIPS to examples/standalone
Signed-off-by: Stanislav Galabov <sgalabov@gmail.com>
Diffstat (limited to 'examples')
-rw-r--r--examples/standalone/stubs.c18
1 files changed, 18 insertions, 0 deletions
diff --git a/examples/standalone/stubs.c b/examples/standalone/stubs.c
index 920a0a9..0d62067 100644
--- a/examples/standalone/stubs.c
+++ b/examples/standalone/stubs.c
@@ -65,6 +65,23 @@ gd_t *global_data;
: : "i"(offsetof(gd_t, jt)), "i"(FO(x)) : "ip");
#endif
#elif defined(CONFIG_MIPS)
+#ifdef CONFIG_CPU_MIPS64
+/*
+ * k0 ($26) holds the pointer to the global_data; t9 ($25) is a call-
+ * clobbered register that is also used to set gp ($26). Note that the
+ * jr instruction also executes the instruction immediately following
+ * it; however, GCC/mips generates an additional `nop' after each asm
+ * statement
+ */
+#define EXPORT_FUNC(f, a, x, ...) \
+ asm volatile ( \
+" .globl " #x "\n" \
+#x ":\n" \
+" ld $25, %0($26)\n" \
+" ld $25, %1($25)\n" \
+" jr $25\n" \
+ : : "i"(offsetof(gd_t, jt)), "i"(FO(x)) : "t9");
+#else
/*
* k0 ($26) holds the pointer to the global_data; t9 ($25) is a call-
* clobbered register that is also used to set gp ($26). Note that the
@@ -80,6 +97,7 @@ gd_t *global_data;
" lw $25, %1($25)\n" \
" jr $25\n" \
: : "i"(offsetof(gd_t, jt)), "i"(FO(x)) : "t9");
+#endif
#elif defined(CONFIG_NIOS2)
/*
* gp holds the pointer to the global_data, r8 is call-clobbered