summaryrefslogtreecommitdiff
path: root/drivers/twserial
diff options
context:
space:
mode:
authorStefan Agner <stefan.agner@toradex.com>2016-08-03 13:08:55 -0700
committerTom Rini <trini@konsulko.com>2016-08-12 09:22:15 -0400
commitda91cfed54ec44d88f93af2adfbdeada8ab4403e (patch)
tree0f33c7db11beb3a000cf119a7b8905b2597fbec0 /drivers/twserial
parent2651a052d8ab13a8609c51053ba0f693f1be3295 (diff)
downloadu-boot-imx-da91cfed54ec44d88f93af2adfbdeada8ab4403e.zip
u-boot-imx-da91cfed54ec44d88f93af2adfbdeada8ab4403e.tar.gz
u-boot-imx-da91cfed54ec44d88f93af2adfbdeada8ab4403e.tar.bz2
ARM: non-sec: flush code cacheline aligned
Flush operations need to be cacheline aligned to take effect, make sure to flush always complete cachelines. This avoids messages such as: CACHE: Misaligned operation at range [00900000, 009004d9] Signed-off-by: Stefan Agner <stefan.agner@toradex.com> Tested-by: Fabio Estevam <fabio.estevam@nxp.com>
Diffstat (limited to 'drivers/twserial')
0 files changed, 0 insertions, 0 deletions