diff options
author | Bin Meng <bmeng.cn@gmail.com> | 2016-02-01 01:40:44 -0800 |
---|---|---|
committer | Bin Meng <bmeng.cn@gmail.com> | 2016-02-05 12:47:21 +0800 |
commit | ec2af6f82d4ee07fa19877e2bb2e5c80d8d6962b (patch) | |
tree | b12bc231dcd610ac028bb794d1eeac56ad264d35 /drivers/pch/pch9.c | |
parent | 384980c687ca38c028bdf40f59a38b3f52105884 (diff) | |
download | u-boot-imx-ec2af6f82d4ee07fa19877e2bb2e5c80d8d6962b.zip u-boot-imx-ec2af6f82d4ee07fa19877e2bb2e5c80d8d6962b.tar.gz u-boot-imx-ec2af6f82d4ee07fa19877e2bb2e5c80d8d6962b.tar.bz2 |
x86: pch: Implement get_gpio_base op
Implement get_gpio_base op for bd82x6x, pch7 and pch9 drivers.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Tested-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'drivers/pch/pch9.c')
-rw-r--r-- | drivers/pch/pch9.c | 33 |
1 files changed, 33 insertions, 0 deletions
diff --git a/drivers/pch/pch9.c b/drivers/pch/pch9.c index 5ac2e8a..2a212ce 100644 --- a/drivers/pch/pch9.c +++ b/drivers/pch/pch9.c @@ -8,6 +8,7 @@ #include <dm.h> #include <pch.h> +#define GPIO_BASE 0x48 #define SBASE_ADDR 0x54 static int pch9_get_spi_base(struct udevice *dev, ulong *sbasep) @@ -20,8 +21,40 @@ static int pch9_get_spi_base(struct udevice *dev, ulong *sbasep) return 0; } +static int pch9_get_gpio_base(struct udevice *dev, u32 *gbasep) +{ + u32 base; + + /* + * GPIO_BASE moved to its current offset with ICH6, but prior to + * that it was unused (or undocumented). Check that it looks + * okay: not all ones or zeros. + * + * Note we don't need check bit0 here, because the Tunnel Creek + * GPIO base address register bit0 is reserved (read returns 0), + * while on the Ivybridge the bit0 is used to indicate it is an + * I/O space. + */ + dm_pci_read_config32(dev, GPIO_BASE, &base); + if (base == 0x00000000 || base == 0xffffffff) { + debug("%s: unexpected BASE value\n", __func__); + return -ENODEV; + } + + /* + * Okay, I guess we're looking at the right device. The actual + * GPIO registers are in the PCI device's I/O space, starting + * at the offset that we just read. Bit 0 indicates that it's + * an I/O address, not a memory address, so mask that off. + */ + *gbasep = base & 1 ? base & ~3 : base & ~15; + + return 0; +} + static const struct pch_ops pch9_ops = { .get_spi_base = pch9_get_spi_base, + .get_gpio_base = pch9_get_gpio_base, }; static const struct udevice_id pch9_ids[] = { |