summaryrefslogtreecommitdiff
path: root/drivers/net/fm/t4240.c
diff options
context:
space:
mode:
authorShaohui Xie <Shaohui.Xie@freescale.com>2013-03-25 07:33:17 +0000
committerAndy Fleming <afleming@freescale.com>2013-05-14 16:00:26 -0500
commit944b6ccf1bc436546844536bf62ba62a906ed4e4 (patch)
tree552979469c916a4604ecdf101868805529efece8 /drivers/net/fm/t4240.c
parent4e5c9261be576bf6419aa54bd1894d72dc275ec5 (diff)
downloadu-boot-imx-944b6ccf1bc436546844536bf62ba62a906ed4e4.zip
u-boot-imx-944b6ccf1bc436546844536bf62ba62a906ed4e4.tar.gz
u-boot-imx-944b6ccf1bc436546844536bf62ba62a906ed4e4.tar.bz2
Fman/t4240: some fix for 10G XAUI
1. fix 10G mac offset by plus 8; 2. add second 10G port info for FM1 & FM2 when init ethernet info; 3. fix 10G lanes name to match lane protocol table; Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'drivers/net/fm/t4240.c')
-rw-r--r--drivers/net/fm/t4240.c14
1 files changed, 10 insertions, 4 deletions
diff --git a/drivers/net/fm/t4240.c b/drivers/net/fm/t4240.c
index 48c530c..275395f 100644
--- a/drivers/net/fm/t4240.c
+++ b/drivers/net/fm/t4240.c
@@ -70,12 +70,18 @@ phy_interface_t fman_port_enet_if(enum fm_port port)
if (is_device_disabled(port))
return PHY_INTERFACE_MODE_NONE;
- if ((port == FM1_10GEC1 || port == FM1_10GEC2)
- && (is_serdes_configured(XAUI_FM1)))
+ if ((port == FM1_10GEC1 || port == FM1_10GEC2) &&
+ ((is_serdes_configured(XAUI_FM1_MAC9)) ||
+ (is_serdes_configured(XAUI_FM1_MAC10)) ||
+ (is_serdes_configured(XFI_FM1_MAC9)) ||
+ (is_serdes_configured(XFI_FM1_MAC10))))
return PHY_INTERFACE_MODE_XGMII;
- if ((port == FM2_10GEC1 || port == FM2_10GEC2)
- && (is_serdes_configured(XAUI_FM2)))
+ if ((port == FM2_10GEC1 || port == FM2_10GEC2) &&
+ ((is_serdes_configured(XAUI_FM2_MAC9)) ||
+ (is_serdes_configured(XAUI_FM2_MAC10)) ||
+ (is_serdes_configured(XFI_FM2_MAC9)) ||
+ (is_serdes_configured(XFI_FM2_MAC10))))
return PHY_INTERFACE_MODE_XGMII;
#define FSL_CORENET_RCWSR13_EC1 0x60000000 /* bits 417..418 */