summaryrefslogtreecommitdiff
path: root/drivers/ddr/fsl/ctrl_regs.c
diff options
context:
space:
mode:
authorYork Sun <yorksun@freescale.com>2014-02-10 13:59:43 -0800
committerTom Rini <trini@ti.com>2014-02-21 11:06:13 -0500
commit6b9e309a8a7f0f33252288f0ed8794a83a488301 (patch)
tree24ace80dceeb3c6e184bc4eb39529de5379b57b2 /drivers/ddr/fsl/ctrl_regs.c
parent4e5b1bd0dff216b00d7ce9a5201dfe173805a06c (diff)
downloadu-boot-imx-6b9e309a8a7f0f33252288f0ed8794a83a488301.zip
u-boot-imx-6b9e309a8a7f0f33252288f0ed8794a83a488301.tar.gz
u-boot-imx-6b9e309a8a7f0f33252288f0ed8794a83a488301.tar.bz2
Driver/ddr: Add support of different DDR base address
DDR base address has been the same from the view of core and DDR controllers. This has changed for Freescale ARM-based SoCs. Controllers setup DDR memory in a contiguous space and cores view it at separated locations. Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'drivers/ddr/fsl/ctrl_regs.c')
0 files changed, 0 insertions, 0 deletions