summaryrefslogtreecommitdiff
path: root/drivers/ddr/altera/sdram.c
diff options
context:
space:
mode:
authorMarek Vasut <marex@denx.de>2016-04-04 17:28:16 +0200
committerMarek Vasut <marex@denx.de>2016-04-20 11:28:44 +0200
commit8e9e62c946e295ca8e0b81d07b6b1cc884a70bc1 (patch)
treeae45e6bcfb09551775df7068f8d94a9406ac087a /drivers/ddr/altera/sdram.c
parentbba7711092a48ef2af00832213c3cb6c2d5f171c (diff)
downloadu-boot-imx-8e9e62c946e295ca8e0b81d07b6b1cc884a70bc1.zip
u-boot-imx-8e9e62c946e295ca8e0b81d07b6b1cc884a70bc1.tar.gz
u-boot-imx-8e9e62c946e295ca8e0b81d07b6b1cc884a70bc1.tar.bz2
ddr: altera: Fix scc_mgr_set() argument order
The code should be setting registers to zero, not one register to value. Swap the order of arguments to correct the behavior. The behavior is now in-line with code generated by Quartus 15.1 . Signed-off-by: Marek Vasut <marex@denx.de> Cc: Dinh Nguyen <dinguyen@opensource.altera.com> Cc: Chin Liang See <clsee@altera.com>
Diffstat (limited to 'drivers/ddr/altera/sdram.c')
0 files changed, 0 insertions, 0 deletions