diff options
author | Kim Phillips <kim.phillips@freescale.com> | 2007-07-06 19:39:48 -0500 |
---|---|---|
committer | Kim Phillips <kim.phillips@freescale.com> | 2007-07-06 19:39:48 -0500 |
commit | 0459e7d3a0a273064b738aa2e06fd7dcd35eec58 (patch) | |
tree | 83b8a3044400cb1463e91410cf0f3732dedd7fb4 /doc/README.ppc440 | |
parent | 30d5c04c93084fe0b144646b77eb873957872a8d (diff) | |
parent | e80955f07de03fef0196353e77534b2300193c1c (diff) | |
download | u-boot-imx-0459e7d3a0a273064b738aa2e06fd7dcd35eec58.zip u-boot-imx-0459e7d3a0a273064b738aa2e06fd7dcd35eec58.tar.gz u-boot-imx-0459e7d3a0a273064b738aa2e06fd7dcd35eec58.tar.bz2 |
Merge git://www.denx.de/git/u-boot
Diffstat (limited to 'doc/README.ppc440')
-rw-r--r-- | doc/README.ppc440 | 13 |
1 files changed, 7 insertions, 6 deletions
diff --git a/doc/README.ppc440 b/doc/README.ppc440 index 08f34f5..2e04aba 100644 --- a/doc/README.ppc440 +++ b/doc/README.ppc440 @@ -146,12 +146,13 @@ that maps in a single PCI I/O space and PCI memory space. The I/O space begins at PCI I/O address 0 and the PCI memory space is 256 MB starting at PCI address CFG_PCI_TARGBASE. After the pci_controller structure is initialized, the cpu-specific code will -call the routine pci_pre_init() if the CFG_PCI_PRE_INIT flag is -defined. This routine is implemented by board-specific code & is where -the board can over-ride/extend the default pci_controller structure -settings and do other pre-initialization tasks. If pci_pre_init() -returns a value of zero, PCI initialization is aborted; otherwise the -controller structure is registered and initialization continues. +call the routine pci_pre_init(). This routine is implemented by +board-specific code & is where the board can over-ride/extend the +default pci_controller structure settings and exspecially provide +a routine to map the PCI interrupts and do other pre-initialization +tasks. If pci_pre_init() returns a value of zero, PCI initialization +is aborted; otherwise the controller structure is registered and +initialization continues. The default 440GP PCI target configuration is minimal -- it assumes that the strapping registers are set as necessary. Since the strapping bits |