diff options
| author | Wang Huan <b18965@freescale.com> | 2014-09-05 13:52:39 +0800 |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2014-09-08 10:30:33 -0700 |
| commit | c82e9de400ee36038c76be67c5a6fb39c165ac1c (patch) | |
| tree | 7da71ffa7005b4a59dd53aeb27e7df17be952c51 /doc/README.fsl-esdhc | |
| parent | 52d00a812a29974e660f64a8839ddb550dca5290 (diff) | |
| download | u-boot-imx-c82e9de400ee36038c76be67c5a6fb39c165ac1c.zip u-boot-imx-c82e9de400ee36038c76be67c5a6fb39c165ac1c.tar.gz u-boot-imx-c82e9de400ee36038c76be67c5a6fb39c165ac1c.tar.bz2 | |
esdhc: Add CONFIG_SYS_FSL_ESDHC_LE and CONFIG_SYS_FSL_ESDHC_BE macros
For LS102xA, the processor is in little-endian mode, while esdhc IP is
in big-endian mode. CONFIG_SYS_FSL_ESDHC_LE and CONFIG_SYS_FSL_ESDHC_BE
are added. So accessing ESDHC registers can be determined by ESDHC IP's
endian mode.
Signed-off-by: Alison Wang <alison.wang@freescale.com>
Diffstat (limited to 'doc/README.fsl-esdhc')
| -rw-r--r-- | doc/README.fsl-esdhc | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/doc/README.fsl-esdhc b/doc/README.fsl-esdhc new file mode 100644 index 0000000..b70f271 --- /dev/null +++ b/doc/README.fsl-esdhc @@ -0,0 +1,5 @@ +CONFIG_SYS_FSL_ESDHC_LE means ESDHC IP is in little-endian mode. +CONFIG_SYS_FSL_ESDHC_BE means ESDHC IP is in big-endian mode. + +Accessing ESDHC registers can be determined by ESDHC IP's endian +mode or processor's endian mode. |