summaryrefslogtreecommitdiff
path: root/cpu
diff options
context:
space:
mode:
authorwdenk <wdenk>2003-09-16 11:39:10 +0000
committerwdenk <wdenk>2003-09-16 11:39:10 +0000
commitacf98e7f3062921547516d87611f2ae9824808b9 (patch)
tree863fc87787822526f6dc29b7d46d28093420d5d2 /cpu
parentb56ddc636ddcaacf7fa497819cc1b9517d610eee (diff)
downloadu-boot-imx-acf98e7f3062921547516d87611f2ae9824808b9.zip
u-boot-imx-acf98e7f3062921547516d87611f2ae9824808b9.tar.gz
u-boot-imx-acf98e7f3062921547516d87611f2ae9824808b9.tar.bz2
Make IPB clock on MGT5100/MPC5200 configurable in board config file;
go back to 66 MHz for stability
Diffstat (limited to 'cpu')
-rw-r--r--cpu/mpc5xxx/cpu_init.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/cpu/mpc5xxx/cpu_init.c b/cpu/mpc5xxx/cpu_init.c
index a93a198..a33e250 100644
--- a/cpu/mpc5xxx/cpu_init.c
+++ b/cpu/mpc5xxx/cpu_init.c
@@ -152,6 +152,7 @@ void cpu_init_f (void)
/* enable timebase */
*(vu_long *)(MPC5XXX_XLBARB + 0x40) |= (1 << 13);
+#if defined(CFG_IPBSPEED_133)
/* Motorola reports IPB should better run at 133 MHz. */
*(vu_long *)MPC5XXX_ADDECR |= 1;
/* pci_clk_sel = 0x02, ipb_clk_sel = 0x00; */
@@ -160,6 +161,7 @@ void cpu_init_f (void)
addecr |= 0x02;
*(vu_long *)MPC5XXX_CDM_CFG = addecr;
#endif
+#endif
}
/*