summaryrefslogtreecommitdiff
path: root/cpu
diff options
context:
space:
mode:
authorTsiChungLiew <Tsi-Chung.Liew@freescale.com>2007-08-15 18:46:11 -0500
committerJohn Rigby <jrigby@freescale.com>2007-08-16 17:43:20 -0600
commitf52e78304dcc0ac459c0ea1fa5be275c7d1642cf (patch)
tree8a061354a5845f03b3752c089dbbda1523316afd /cpu
parent7171977fb8fd77cfb6676953fa9a05789c450513 (diff)
downloadu-boot-imx-f52e78304dcc0ac459c0ea1fa5be275c7d1642cf.zip
u-boot-imx-f52e78304dcc0ac459c0ea1fa5be275c7d1642cf.tar.gz
u-boot-imx-f52e78304dcc0ac459c0ea1fa5be275c7d1642cf.tar.bz2
ColdFire: MCF5329 update cache
Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
Diffstat (limited to 'cpu')
-rw-r--r--cpu/mcf532x/start.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/cpu/mcf532x/start.S b/cpu/mcf532x/start.S
index ac44aaa..5cc1c87 100644
--- a/cpu/mcf532x/start.S
+++ b/cpu/mcf532x/start.S
@@ -268,7 +268,7 @@ _int_handler:
icache_enable:
move.l #0x01000000, %d0 /* Invalidate cache cmd */
movec %d0, %CACR /* Invalidate cache */
- move.l #(CFG_SDRAM_BASE + 0xc000), %d0 /* Setup cache mask */
+ move.l #(CFG_SDRAM_BASE + 0xc000 + ((CFG_SDRAM_SIZE & 0x1fe0) << 11)), %d0
movec %d0, %ACR0 /* Enable cache */
move.l #0x80000200, %d0 /* Setup cache mask */