summaryrefslogtreecommitdiff
path: root/cpu
diff options
context:
space:
mode:
authorstroese <stroese>2005-04-07 05:32:44 +0000
committerstroese <stroese>2005-04-07 05:32:44 +0000
commit68e0236f7e54f2d5ad31a296bc10a5a0db2880b0 (patch)
tree9fea3e922eab8921d80ff11c30c2b306dbe83b34 /cpu
parenta85f9f21aab7ee586cabe1773a02e9d04caa65fa (diff)
downloadu-boot-imx-68e0236f7e54f2d5ad31a296bc10a5a0db2880b0.zip
u-boot-imx-68e0236f7e54f2d5ad31a296bc10a5a0db2880b0.tar.gz
u-boot-imx-68e0236f7e54f2d5ad31a296bc10a5a0db2880b0.tar.bz2
* Patch by Travis Sawyer, 05 Apr 2005:
- Change timer frequency for ppc 440 from 10 ms to 1 ms. Problem found by Andrew Wozniak.
Diffstat (limited to 'cpu')
-rw-r--r--cpu/ppc4xx/interrupts.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/cpu/ppc4xx/interrupts.c b/cpu/ppc4xx/interrupts.c
index 7fa2f77..90899dd 100644
--- a/cpu/ppc4xx/interrupts.c
+++ b/cpu/ppc4xx/interrupts.c
@@ -134,7 +134,7 @@ int interrupt_init_cpu (unsigned *decrementer_count)
mtspr( dec, 0 ); /* Prevent exception after TSR clear*/
mtspr( decar, 0 ); /* clear reload */
mtspr( tsr, 0x08000000 ); /* clear DEC status */
- val = gd->bd->bi_intfreq/100; /* 10 msec */
+ val = gd->bd->bi_intfreq/1000; /* 1 msec */
mtspr( decar, val ); /* Set auto-reload value */
mtspr( dec, val ); /* Set inital val */
#else