diff options
| author | Zhang Jiejing <jiejing.zhang@freescale.com> | 2012-05-14 14:50:42 +0800 |
|---|---|---|
| committer | Zhang Jiejing <jiejing.zhang@freescale.com> | 2012-05-14 15:11:17 +0800 |
| commit | 2bb05eaa651cb22a6d2fceada7082b192aa7daf2 (patch) | |
| tree | aade2b5a946115f3d965dc615174edc6eb4a7e10 /cpu | |
| parent | c06971be58b28b61bcb4fc348b1f14d18a24c55e (diff) | |
| download | u-boot-imx-2bb05eaa651cb22a6d2fceada7082b192aa7daf2.zip u-boot-imx-2bb05eaa651cb22a6d2fceada7082b192aa7daf2.tar.gz u-boot-imx-2bb05eaa651cb22a6d2fceada7082b192aa7daf2.tar.bz2 | |
ENGR00209059 android: refine fastboot and recovery support.imx-android-r13.3
1. add check asrc register to enter recovery mode,
rather then check the file.
2. fix the boot.img can not fastboot flash function.
3. consolidate and cleanup fastboot code.
4. clean up many build warnning message.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
Diffstat (limited to 'cpu')
| -rw-r--r-- | cpu/arm_cortexa8/mx6/generic.c | 44 |
1 files changed, 44 insertions, 0 deletions
diff --git a/cpu/arm_cortexa8/mx6/generic.c b/cpu/arm_cortexa8/mx6/generic.c index 9294be0..bcbaf64 100644 --- a/cpu/arm_cortexa8/mx6/generic.c +++ b/cpu/arm_cortexa8/mx6/generic.c @@ -1101,6 +1101,50 @@ void set_usboh3_clk(void) } #endif +#ifdef CONFIG_ANDROID_RECOVERY +#define ANDROID_RECOVERY_BOOT (1 << 7) +/* check if the recovery bit is set by kernel, it can be set by kernel + * issue a command '# reboot recovery' */ +int check_and_clean_recovery_flag() +{ + int flag_set = 0; + u32 reg; + reg = readl(SRC_BASE_ADDR + SRC_GPR10); + + flag_set = !!(reg & ANDROID_RECOVERY_BOOT); + + /* clean it in case looping infinite here.... */ + if (flag_set) { + reg &= ~ANDROID_RECOVERY_BOOT; + writel(reg, SRC_BASE_ADDR + SRC_GPR10); + } + + return flag_set; +} +#endif + +#ifdef CONFIG_FASTBOOT +#define ANDROID_FASTBOOT_BOOT (1 << 8) +/* check if the recovery bit is set by kernel, it can be set by kernel + * issue a command '# reboot fastboot' */ +int fastboot_check_and_clean_flag() +{ + int flag_set = 0; + u32 reg; + reg = readl(SRC_BASE_ADDR + SRC_GPR10); + + flag_set = !!(reg & ANDROID_FASTBOOT_BOOT); + + /* clean it in case looping infinite here.... */ + if (flag_set) { + reg &= ~ANDROID_FASTBOOT_BOOT; + writel(reg, SRC_BASE_ADDR + SRC_GPR10); + } + + return flag_set; +} +#endif + #ifdef CONFIG_CMD_IMX_DOWNLOAD_MODE #define PERSIST_WATCHDOG_RESET_BOOT (0x10000000) /*BOOT_CFG1[7..4] = 0x3 Boot from Serial ROM (I2C/SPI)*/ |