diff options
| author | Anton Vorontsov <avorontsov@ru.mvista.com> | 2008-09-11 21:35:36 +0400 |
|---|---|---|
| committer | Kim Phillips <kim.phillips@freescale.com> | 2008-09-24 09:58:33 -0500 |
| commit | d26154c9a692586b66eb6d1f8e1b67c75e40ea70 (patch) | |
| tree | 907998ee6fbf1b398b5db7596bb28941a540322f /cpu | |
| parent | 8fd4166c467a46773f80208bda1ec3b4757747bc (diff) | |
| download | u-boot-imx-d26154c9a692586b66eb6d1f8e1b67c75e40ea70.zip u-boot-imx-d26154c9a692586b66eb6d1f8e1b67c75e40ea70.tar.gz u-boot-imx-d26154c9a692586b66eb6d1f8e1b67c75e40ea70.tar.bz2 | |
mpc83xx: spd_sdram: fix ddr sdram base address assignment bug
The spd_dram code shifts the base address, then masks 20 bits, but
forgets to shift the base address back. Fix this by just masking the
base address correctly.
Found this bug while trying to relocate a DDR memory at the base != 0.
Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com>
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Diffstat (limited to 'cpu')
| -rw-r--r-- | cpu/mpc83xx/spd_sdram.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/cpu/mpc83xx/spd_sdram.c b/cpu/mpc83xx/spd_sdram.c index 76f2474..f4a0e90 100644 --- a/cpu/mpc83xx/spd_sdram.c +++ b/cpu/mpc83xx/spd_sdram.c @@ -274,7 +274,7 @@ long int spd_sdram() /* * Set up LAWBAR for all of DDR. */ - ecm->bar = ((CFG_DDR_SDRAM_BASE>>12) & 0xfffff); + ecm->bar = CFG_DDR_SDRAM_BASE & 0xfffff000; ecm->ar = (LAWAR_EN | LAWAR_TRGT_IF_DDR | (LAWAR_SIZE & law_size)); debug("DDR:bar=0x%08x\n", ecm->bar); debug("DDR:ar=0x%08x\n", ecm->ar); |