summaryrefslogtreecommitdiff
path: root/cpu/pxa/start.S
diff options
context:
space:
mode:
authorMarcel Ziswiler <marcel@ziswiler.com>2007-10-19 00:25:33 +0200
committerWolfgang Denk <wd@denx.de>2007-10-23 16:40:40 +0200
commit2a4741d9a14ec475f50e9856d2c0a67e8b4271bd (patch)
tree3b91abb20ae2fc8230f19e90230f7eea7662a1c0 /cpu/pxa/start.S
parent298cd4cafe81ff8a6c87be8fbc440a20720d3ed6 (diff)
downloadu-boot-imx-2a4741d9a14ec475f50e9856d2c0a67e8b4271bd.zip
u-boot-imx-2a4741d9a14ec475f50e9856d2c0a67e8b4271bd.tar.gz
u-boot-imx-2a4741d9a14ec475f50e9856d2c0a67e8b4271bd.tar.bz2
fix pxa255_idp board
The pxa255_idp being an old unmaintained board showed several issues: 1. CONFIG_INIT_CRITICAL was still defined. 2. Neither CONFIG_MAC_PARTITION nor CONFIG_DOS_PARTITION was defined. 3. Symbol flash_addr was undeclared. 4. The boards lowlevel_init function was still called memsetup. 5. The TEXT_BASE was still 0xa3000000 rather than 0xa3080000. 6. Using -march=armv5 instead of -march=armv5te resulted in lots of 'target CPU does not support interworking' warnings on recent compilers. 7. The PXA's serial driver redefined FFUART, BTUART and STUART used as indexes rather than the register definitions from the pxa-regs header file. Renamed them to FFUART_INDEX, BTUART_INDEX and STUART_INDEX to avoid any ambiguities. 8. There were several redefinition warnings concerning ICMR, OSMR3, OSCR, OWER, OIER, RCSR and CCCR in the PXA's assembly start file. 9. The board configuration file was rather outdated. 10. The part header file defined the vendor, product and revision arrays as unsigned chars instead of just chars in the block_dev_desc_t structure. Signed-off-by: Marcel Ziswiler <marcel@ziswiler.com>
Diffstat (limited to 'cpu/pxa/start.S')
-rw-r--r--cpu/pxa/start.S6
1 files changed, 5 insertions, 1 deletions
diff --git a/cpu/pxa/start.S b/cpu/pxa/start.S
index ffaa30f..b922485 100644
--- a/cpu/pxa/start.S
+++ b/cpu/pxa/start.S
@@ -166,13 +166,17 @@ _start_armboot: .word start_armboot
/* */
/****************************************************************************/
/* mk@tbd: Fix this! */
-#ifdef CONFIG_CPU_MONAHANS
+#if defined(CONFIG_PXA250) || defined(CONFIG_CPU_MONAHANS)
#undef ICMR
#undef OSMR3
#undef OSCR
#undef OWER
#undef OIER
#endif
+#ifdef CONFIG_PXA250
+#undef RCSR
+#undef CCCR
+#endif
/* Interrupt-Controller base address */
IC_BASE: .word 0x40d00000