summaryrefslogtreecommitdiff
path: root/cpu/ppc4xx
diff options
context:
space:
mode:
authorwdenk <wdenk>2005-04-03 20:55:38 +0000
committerwdenk <wdenk>2005-04-03 20:55:38 +0000
commit6315349202ead02aec4774f6ede5d2ae490eae63 (patch)
tree7d4d289dfc227f2a3120bf26de8f466bd7a4e4aa /cpu/ppc4xx
parent3ec924a3cb7bc3b37be9adec695d7c3d563b3d2c (diff)
downloadu-boot-imx-6315349202ead02aec4774f6ede5d2ae490eae63.zip
u-boot-imx-6315349202ead02aec4774f6ede5d2ae490eae63.tar.gz
u-boot-imx-6315349202ead02aec4774f6ede5d2ae490eae63.tar.bz2
Patch by David Adair, 27 Oct 2004:
Add missing 440GX SDRAM Controller reset
Diffstat (limited to 'cpu/ppc4xx')
-rw-r--r--cpu/ppc4xx/spd_sdram.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/cpu/ppc4xx/spd_sdram.c b/cpu/ppc4xx/spd_sdram.c
index 418b9da..44e826f 100644
--- a/cpu/ppc4xx/spd_sdram.c
+++ b/cpu/ppc4xx/spd_sdram.c
@@ -772,6 +772,14 @@ long int spd_sdram(void) {
*/
check_volt_type(dimm_populated, iic0_dimm_addr, num_dimm_banks);
+#if defined(CONFIG_440_GX)
+ /*
+ * Soft-reset SDRAM controller.
+ */
+ mtsdr(sdr_srst, SDR0_SRST_DMC);
+ mtsdr(sdr_srst, 0x00000000);
+#endif
+
/*
* program 440GP SDRAM controller options (SDRAM0_CFG0)
*/