diff options
| author | Stefan Roese <sr@denx.de> | 2009-07-14 15:53:08 +0200 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2009-07-24 06:42:31 +0200 |
| commit | 0a371ca08908c9b2a58171223a79bffea1f7c6f5 (patch) | |
| tree | 7103baa810540f83e11850cfa21376f77c7c923f /cpu/ppc4xx/speed.c | |
| parent | 28958b8bea4c66629c5a22fd3c8b0d49df90383d (diff) | |
| download | u-boot-imx-0a371ca08908c9b2a58171223a79bffea1f7c6f5.zip u-boot-imx-0a371ca08908c9b2a58171223a79bffea1f7c6f5.tar.gz u-boot-imx-0a371ca08908c9b2a58171223a79bffea1f7c6f5.tar.bz2 | |
ppc4xx: Fix TLB reset problem with recent 44x images
Patch d873133f [ppc4xx: Add Sequoia RAM-booting target] broke "normal"
booting on some 44x platforms. This breakage is only noticed in some
cases while powercycling. As it seems, the code in question in start.S
didn't invalidate TLB #0. This makes sense since this TLB is used for
the bootrom mapping. With the patch mentioned above even TLB #0 got
invalidated resulting in an error later on.
This patch now fixes this issue by only invalidating TLB #0 in the RAM-
booting case.
Tested succesfully on Sequoia and Canyonlands.
Signed-off-by: Stefan Roese <sr@denx.de>
Cc: Dirk Eibach <Eibach@gdsys.de>
Diffstat (limited to 'cpu/ppc4xx/speed.c')
0 files changed, 0 insertions, 0 deletions