summaryrefslogtreecommitdiff
path: root/cpu/mpc83xx
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2008-04-13 09:42:35 -0700
committerWolfgang Denk <wd@denx.de>2008-04-13 09:42:35 -0700
commit8c8428a576f632745306e288b629e30d420c0f5a (patch)
tree4ff35844d49c2278891d74bb37ff0928ec911b82 /cpu/mpc83xx
parent7754f33c6fb7a2c050388d20bf3847038558bdcf (diff)
parentd6f98e76a0a7db415e39c94bf3d2ad539ca9c60d (diff)
downloadu-boot-imx-8c8428a576f632745306e288b629e30d420c0f5a.zip
u-boot-imx-8c8428a576f632745306e288b629e30d420c0f5a.tar.gz
u-boot-imx-8c8428a576f632745306e288b629e30d420c0f5a.tar.bz2
Merge branch 'master' of /home/wd/git/u-boot/custodians
Diffstat (limited to 'cpu/mpc83xx')
-rw-r--r--cpu/mpc83xx/spd_sdram.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/cpu/mpc83xx/spd_sdram.c b/cpu/mpc83xx/spd_sdram.c
index 97ac7bb..70cd410 100644
--- a/cpu/mpc83xx/spd_sdram.c
+++ b/cpu/mpc83xx/spd_sdram.c
@@ -601,7 +601,7 @@ long int spd_sdram()
debug("DDR:timing_cfg_2=0x%08x\n", ddr->timing_cfg_2);
/* Check DIMM data bus width */
- if (spd.dataw_lsb == 0x20) {
+ if (spd.dataw_lsb < 64) {
if (spd.mem_type == SPD_MEMTYPE_DDR)
burstlen = 0x03; /* 32 bit data bus, burst len is 8 */
else
@@ -763,7 +763,7 @@ long int spd_sdram()
sdram_cfg |= SDRAM_CFG_RD_EN;
/* The DIMM is 32bit width */
- if (spd.dataw_lsb == 0x20) {
+ if (spd.dataw_lsb < 64) {
if (spd.mem_type == SPD_MEMTYPE_DDR)
sdram_cfg |= SDRAM_CFG_32_BE | SDRAM_CFG_8_BE;
if (spd.mem_type == SPD_MEMTYPE_DDR2)