summaryrefslogtreecommitdiff
path: root/cpu/mpc512x/fec.c
diff options
context:
space:
mode:
authorGrzegorz Bernacki <gjb@semihalf.com>2007-09-10 17:39:08 +0200
committerRafal Jaworowski <raj@semihalf.com>2007-09-10 17:39:08 +0200
commit7a888d6b3c32a126dbb504ef146bb4c26574ca7b (patch)
tree5232ab1b43f86b881151712cfd8d2d484719b3c6 /cpu/mpc512x/fec.c
parente251e00d0db4b36d1d2b7e38fec43a7296b529a2 (diff)
downloadu-boot-imx-7a888d6b3c32a126dbb504ef146bb4c26574ca7b.zip
u-boot-imx-7a888d6b3c32a126dbb504ef146bb4c26574ca7b.tar.gz
u-boot-imx-7a888d6b3c32a126dbb504ef146bb4c26574ca7b.tar.bz2
[MPC512x] Streamline frame handling in the FEC driver
- convert frame size settings to be derived from a single base - set frame size to the recommended default value Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com>
Diffstat (limited to 'cpu/mpc512x/fec.c')
-rw-r--r--cpu/mpc512x/fec.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/cpu/mpc512x/fec.c b/cpu/mpc512x/fec.c
index 8104576..675b7a2 100644
--- a/cpu/mpc512x/fec.c
+++ b/cpu/mpc512x/fec.c
@@ -32,7 +32,7 @@ int fec512x_miiphy_read(char *devname, uint8 phyAddr, uint8 regAddr, uint16 * re
int fec512x_miiphy_write(char *devname, uint8 phyAddr, uint8 regAddr, uint16 data);
int mpc512x_fec_init_phy(struct eth_device *dev, bd_t * bis);
-static uchar rx_buff[FEC_MAX_PKT_SIZE];
+static uchar rx_buff[FEC_BUFFER_SIZE];
static int rx_buff_idx = 0;
/********************************************************************/
@@ -237,8 +237,8 @@ static int mpc512x_fec_init (struct eth_device *dev, bd_t * bis)
/* Set Opcode/Pause Duration Register */
fec->eth->op_pause = 0x00010020;
- /* Frame length=1518; MII mode */
- fec->eth->r_cntrl = 0x05ee0024;
+ /* Frame length=1522; MII mode */
+ fec->eth->r_cntrl = (FEC_MAX_FRAME_LEN << 16) | 0x24;
/* Half-duplex, heartbeat disabled */
fec->eth->x_cntrl = 0x00000000;
@@ -248,7 +248,7 @@ static int mpc512x_fec_init (struct eth_device *dev, bd_t * bis)
/* Setup recv fifo start and buff size */
fec->eth->r_fstart = 0x500;
- fec->eth->r_buff_size = 0x5e0;
+ fec->eth->r_buff_size = FEC_BUFFER_SIZE;
/* Setup BD base addresses */
fec->eth->r_des_start = (uint32)fec->bdBase->rbd;