diff options
| author | Michal Simek <monstr@monstr.eu> | 2007-05-07 19:25:08 +0200 |
|---|---|---|
| committer | Michal Simek <monstr@monstr.eu> | 2007-05-07 19:25:08 +0200 |
| commit | f3f001a341ef185d0f13841be5b5dc3395aacc31 (patch) | |
| tree | 9b4591f4917bde663b381e1493d3b3a4a21e6eef /cpu/microblaze/icache.S | |
| parent | fb7c2dbef02c9f6f8d7b04ec4c2bfb91418b9c01 (diff) | |
| download | u-boot-imx-f3f001a341ef185d0f13841be5b5dc3395aacc31.zip u-boot-imx-f3f001a341ef185d0f13841be5b5dc3395aacc31.tar.gz u-boot-imx-f3f001a341ef185d0f13841be5b5dc3395aacc31.tar.bz2 | |
fix: remove asm code
Diffstat (limited to 'cpu/microblaze/icache.S')
| -rw-r--r-- | cpu/microblaze/icache.S | 69 |
1 files changed, 0 insertions, 69 deletions
diff --git a/cpu/microblaze/icache.S b/cpu/microblaze/icache.S deleted file mode 100644 index 25940d1..0000000 --- a/cpu/microblaze/icache.S +++ /dev/null @@ -1,69 +0,0 @@ -/* - * (C) Copyright 2007 Michal Simek - * - * Michal SIMEK <monstr@monstr.eu> - * - * See file CREDITS for list of people who contributed to this - * project. - * - * This program is free software; you can redistribute it and/or - * modify it under the terms of the GNU General Public License as - * published by the Free Software Foundation; either version 2 of - * the License, or (at your option) any later version. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - * - * You should have received a copy of the GNU General Public License - * along with this program; if not, write to the Free Software - * Foundation, Inc., 59 Temple Place, Suite 330, Boston, - * MA 02111-1307 USA - */ - - .text - .globl icache_enable - .ent icache_enable - .align 2 -icache_enable: - /* Make space on stack for a temporary */ - addi r1, r1, -4 - /* Save register r12 */ - swi r12, r1, 0 - /* Read the MSR register */ - mfs r12, rmsr - /* Set the instruction enable bit */ - ori r12, r12, 0x20 - /* Save the MSR register */ - mts rmsr, r12 - /* Load register r12 */ - lwi r12, r1, 0 - /* Return */ - rtsd r15, 8 - /* Update stack in the delay slot */ - addi r1, r1, 4 - .end icache_enable - - .text - .globl icache_disable - .ent icache_disable - .align 2 -icache_disable: - /* Make space on stack for a temporary */ - addi r1, r1, -4 - /* Save register r12 */ - swi r12, r1, 0 - /* Read the MSR register */ - mfs r12, rmsr - /* Clear the instruction enable bit */ - andi r12, r12, ~0x20 - /* Save the MSR register */ - mts rmsr, r12 - /* Load register r12 */ - lwi r12, r1, 0 - /* Return */ - rtsd r15, 8 - /* Update stack in the delay slot */ - addi r1, r1, 4 - .end icache_disable |