summaryrefslogtreecommitdiff
path: root/cpu/microblaze/enable_int.S
diff options
context:
space:
mode:
authorMichal Simek <monstr@monstr.eu>2007-03-11 13:42:58 +0100
committerMichal Simek <monstr@monstr.eu>2007-03-11 13:42:58 +0100
commit76316a318de91f6184e7c22a10e02d275ade2441 (patch)
tree4be234e13852fa04688232dd6aa076dab58c542b /cpu/microblaze/enable_int.S
parentfdd1d6dcc97c595bd9d598ed3b22a7038781272c (diff)
downloadu-boot-imx-76316a318de91f6184e7c22a10e02d275ade2441.zip
u-boot-imx-76316a318de91f6184e7c22a10e02d275ade2441.tar.gz
u-boot-imx-76316a318de91f6184e7c22a10e02d275ade2441.tar.bz2
[Microblaze][PATCH]
timer support interrupt controller support flash support ethernet support cache support board information support env support booting image support adding support for Xilinx ML401
Diffstat (limited to 'cpu/microblaze/enable_int.S')
-rw-r--r--cpu/microblaze/enable_int.S38
1 files changed, 38 insertions, 0 deletions
diff --git a/cpu/microblaze/enable_int.S b/cpu/microblaze/enable_int.S
new file mode 100644
index 0000000..c096c6c
--- /dev/null
+++ b/cpu/microblaze/enable_int.S
@@ -0,0 +1,38 @@
+/*
+ * (C) Copyright 2007 Michal Simek
+ *
+ * Michal SIMEK <monstrmonstr.eu>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+ .text
+ .globl microblaze_enable_interrupts
+ .ent microblaze_enable_interrupts
+ .align 2
+microblaze_enable_interrupts:
+ addi r1, r1, -4
+ swi r12, r1, 0
+ mfs r12, rmsr
+ ori r12, r12, 2
+ mts rmsr, r12
+ lwi r12, r1, 0
+ rtsd r15, 8
+ addi r1, r1, 4
+ .end microblaze_enable_interrupts