summaryrefslogtreecommitdiff
path: root/cpu/microblaze/cache.c
diff options
context:
space:
mode:
authorMichal Simek <monstr@monstr.eu>2007-05-07 23:58:31 +0200
committerMichal Simek <monstr@monstr.eu>2007-05-07 23:58:31 +0200
commitfb05f6da35ea1c15c553abe6f23f656bf18dc5db (patch)
tree97d017c2c93576570338cd2a5d2034981f131bc8 /cpu/microblaze/cache.c
parenta7bac7e9b57ba948051beb19ec5be3a75ce75383 (diff)
downloadu-boot-imx-fb05f6da35ea1c15c553abe6f23f656bf18dc5db.zip
u-boot-imx-fb05f6da35ea1c15c553abe6f23f656bf18dc5db.tar.gz
u-boot-imx-fb05f6da35ea1c15c553abe6f23f656bf18dc5db.tar.bz2
new: USE_MSR_INTR support
Diffstat (limited to 'cpu/microblaze/cache.c')
-rwxr-xr-x[-rw-r--r--]cpu/microblaze/cache.c9
1 files changed, 5 insertions, 4 deletions
diff --git a/cpu/microblaze/cache.c b/cpu/microblaze/cache.c
index 683044c..4f36a84 100644..100755
--- a/cpu/microblaze/cache.c
+++ b/cpu/microblaze/cache.c
@@ -23,6 +23,7 @@
*/
#include <common.h>
+#include <asm/asm.h>
#if (CONFIG_COMMANDS & CFG_CMD_CACHE)
@@ -47,18 +48,18 @@ int icache_status (void)
}
void icache_enable (void) {
- __asm__ __volatile__ ("msrset r0, 0x80");
+ MSRSET(0x20);
}
void icache_disable(void) {
- __asm__ __volatile__ ("msrclr r0, 0x80");
+ MSRCLR(0x20);
}
void dcache_enable (void) {
- __asm__ __volatile__ ("msrset r0, 0x20");
+ MSRSET(0x80);
}
void dcache_disable(void) {
- __asm__ __volatile__ ("msrclr r0, 0x20");
+ MSRCLR(0x80);
}
#endif