diff options
author | Stefan Roese <sr@denx.de> | 2007-07-16 11:51:41 +0200 |
---|---|---|
committer | Stefan Roese <sr@denx.de> | 2007-07-16 11:51:41 +0200 |
commit | c7e8410e3c174bfde72aa548f7fe5b4e43ccc4fb (patch) | |
tree | cd81cb7a3c26d2388fbc830fc36870a0dec3dac2 /cpu/mcf532x/interrupts.c | |
parent | 3a6cab844cf74f76639d795e0be8717e02c86af7 (diff) | |
parent | 98c80b462f9532f3ff6a62dd9629023b48627a6d (diff) | |
download | u-boot-imx-c7e8410e3c174bfde72aa548f7fe5b4e43ccc4fb.zip u-boot-imx-c7e8410e3c174bfde72aa548f7fe5b4e43ccc4fb.tar.gz u-boot-imx-c7e8410e3c174bfde72aa548f7fe5b4e43ccc4fb.tar.bz2 |
Merge with /home/stefan/git/u-boot/u-boot-coldfire-freescale
Diffstat (limited to 'cpu/mcf532x/interrupts.c')
-rw-r--r-- | cpu/mcf532x/interrupts.c | 49 |
1 files changed, 49 insertions, 0 deletions
diff --git a/cpu/mcf532x/interrupts.c b/cpu/mcf532x/interrupts.c new file mode 100644 index 0000000..ff50d7d --- /dev/null +++ b/cpu/mcf532x/interrupts.c @@ -0,0 +1,49 @@ +/* + * + * Copyright (C) 2004-2007 Freescale Semiconductor, Inc. + * TsiChung Liew (Tsi-Chung.Liew@freescale.com) + * + * See file CREDITS for list of people who contributed to this + * project. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, + * MA 02111-1307 USA + */ + +/* CPU specific interrupt routine */ +#include <common.h> +#include <asm/immap.h> + +int interrupt_init(void) +{ + volatile int0_t *intp = (int0_t *) (CFG_INTR_BASE); + + /* Make sure all interrupts are disabled */ + intp->imrh0 |= 0xFFFFFFFF; + intp->imrl0 |= 0xFFFFFFFF; + + enable_interrupts(); + return 0; +} + +#if defined(CONFIG_MCFTMR) +void dtimer_intr_setup(void) +{ + volatile int0_t *intp = (int0_t *) (CFG_INTR_BASE); + + intp->icr0[CFG_TMRINTR_NO] = CFG_TMRINTR_PRI; + intp->imrh0 &= ~CFG_TMRINTR_MASK; +} +#endif |