summaryrefslogtreecommitdiff
path: root/cpu/mcf52x2
diff options
context:
space:
mode:
authorBartlomiej Sieka <tur@semihalf.com>2006-12-20 00:27:32 +0100
committerBartlomiej Sieka <tur@semihalf.com>2006-12-20 00:27:32 +0100
commitdaa6e418bcc0c717752e8de939c213c790286096 (patch)
treeecff62dbff2d7935374c919c9329d5a3d91cc33d /cpu/mcf52x2
parentcdb97a6678826f85e7c69eae6a1c113d034c9b10 (diff)
downloadu-boot-imx-daa6e418bcc0c717752e8de939c213c790286096.zip
u-boot-imx-daa6e418bcc0c717752e8de939c213c790286096.tar.gz
u-boot-imx-daa6e418bcc0c717752e8de939c213c790286096.tar.bz2
Preliminary support for the iDMR board (ColdFire).
Diffstat (limited to 'cpu/mcf52x2')
-rw-r--r--cpu/mcf52x2/start.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/cpu/mcf52x2/start.S b/cpu/mcf52x2/start.S
index f1f4077..7c9a7d2 100644
--- a/cpu/mcf52x2/start.S
+++ b/cpu/mcf52x2/start.S
@@ -140,11 +140,11 @@ _start:
move.l #(CFG_MBAR + 1), %d0 /* set IPSBAR address + valid flag */
move.l %d0, 0x40000000
-#if defined(CONFIG_M5282)
/* Initialize RAMBAR1: locate SRAM and validate it */
move.l #(CFG_INIT_RAM_ADDR + 0x21), %d0
movec %d0, %RAMBAR1
+#if defined(CONFIG_M5282)
#if (TEXT_BASE == CFG_INT_FLASH_BASE)
/* Setup code in SRAM to initialize FLASHBAR, if start from internal Flash */