summaryrefslogtreecommitdiff
path: root/cpu/ixp/npe/IxEthDBAPISupport.c
diff options
context:
space:
mode:
authorHaiying Wang <Haiying.Wang@freescale.com>2009-01-13 16:29:22 -0500
committerAndrew Fleming-AFLEMING <afleming@freescale.com>2009-01-13 16:47:07 -0600
commit950264317eb9594b2b5ee2fb65206200a1c6007a (patch)
tree255119caa0618014d075f5ea680522c2326ad5b1 /cpu/ixp/npe/IxEthDBAPISupport.c
parent6d3a10f73ece7ffb736890c10e023222612a4aa0 (diff)
downloadu-boot-imx-950264317eb9594b2b5ee2fb65206200a1c6007a.zip
u-boot-imx-950264317eb9594b2b5ee2fb65206200a1c6007a.tar.gz
u-boot-imx-950264317eb9594b2b5ee2fb65206200a1c6007a.tar.bz2
Change DDR tlb start entry to CONFIG param for 85xx
So that we can locate the DDR tlb start entry to the value other than 8. By default, it is still 8. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Diffstat (limited to 'cpu/ixp/npe/IxEthDBAPISupport.c')
0 files changed, 0 insertions, 0 deletions