summaryrefslogtreecommitdiff
path: root/cpu/i386/sc520_asm.S
diff options
context:
space:
mode:
authorWolfgang Denk <wd@pollux.denx.de>2006-08-27 18:10:01 +0200
committerWolfgang Denk <wd@pollux.denx.de>2006-08-27 18:10:01 +0200
commit16850919ff8666f20d047cb83b4ee77581336515 (patch)
tree7101d27231e24b9b1173fc76b1353beb0a5ffd50 /cpu/i386/sc520_asm.S
parent3b0ff842bf70baf1f370c8e76e8f33a0f9904c1b (diff)
downloadu-boot-imx-16850919ff8666f20d047cb83b4ee77581336515.zip
u-boot-imx-16850919ff8666f20d047cb83b4ee77581336515.tar.gz
u-boot-imx-16850919ff8666f20d047cb83b4ee77581336515.tar.bz2
Code cleanup
Diffstat (limited to 'cpu/i386/sc520_asm.S')
-rw-r--r--cpu/i386/sc520_asm.S12
1 files changed, 6 insertions, 6 deletions
diff --git a/cpu/i386/sc520_asm.S b/cpu/i386/sc520_asm.S
index e1fa37a..8fc713d 100644
--- a/cpu/i386/sc520_asm.S
+++ b/cpu/i386/sc520_asm.S
@@ -462,7 +462,7 @@ emptybank:
#if defined CFG_SDRAM_DRCTMCTL
/* just have your hardware desinger _GIVE_ you what you need here! */
- movl $DRCTMCTL, %edi
+ movl $DRCTMCTL, %edi
movb $CFG_SDRAM_DRCTMCTL,%al
movb (%edi), %al
#else
@@ -477,7 +477,7 @@ emptybank:
#ifdef CFG_SDRAM_CAS_LATENCY_3T
orb $0x10, %al
#endif
- movb %al, (%edi)
+ movb %al, (%edi)
#endif
#endif
movl $DRCCTL, %edi /* DRAM Control register */
@@ -537,7 +537,7 @@ bank0: movl (%edi), %eax
movl %eax, %ebx
-done:
+done:
movl %ebx, %eax
#if CFG_SDRAM_ECC_ENABLE
@@ -547,7 +547,7 @@ done:
movl $0x1, %edi
memtest0:
movb $0xa5, (%edi)
- cmpb $0xa5, (%edi)
+ cmpb $0xa5, (%edi)
jne out
shrl $1, %ecx
andl %ecx,%ecx
@@ -571,11 +571,11 @@ set_ecc:
/* enable NMI mapping for ECC */
movl $ECCINT, %edi
mov $0x10, %al
- movb %al, (%edi)
+ movb %al, (%edi)
/* Turn on ECC */
movl $ECCCTL, %edi
mov $0x05, %al
- movb %al, (%edi)
+ movb %al, (%edi)
#endif
out:
movl %ebx, %eax