summaryrefslogtreecommitdiff
path: root/cpu/at32ap/pio2.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@pollux.denx.de>2006-10-24 15:17:59 +0200
committerWolfgang Denk <wd@pollux.denx.de>2006-10-24 15:17:59 +0200
commit0ab292cbc1add30abb8767ae64ebfaac7504d1f6 (patch)
treeb15987ff48a447084b6f51829cf3994be6710749 /cpu/at32ap/pio2.h
parentd67c14c0f4e390dc7069bbe852f5ec8ea1acc8fc (diff)
parent9748d5a9e8aa8bf6dd576e70894b9996c22f7003 (diff)
downloadu-boot-imx-0ab292cbc1add30abb8767ae64ebfaac7504d1f6.zip
u-boot-imx-0ab292cbc1add30abb8767ae64ebfaac7504d1f6.tar.gz
u-boot-imx-0ab292cbc1add30abb8767ae64ebfaac7504d1f6.tar.bz2
Merge with /home/wd/git/u-boot/master
Diffstat (limited to 'cpu/at32ap/pio2.h')
-rw-r--r--cpu/at32ap/pio2.h44
1 files changed, 44 insertions, 0 deletions
diff --git a/cpu/at32ap/pio2.h b/cpu/at32ap/pio2.h
new file mode 100644
index 0000000..6b79de3
--- /dev/null
+++ b/cpu/at32ap/pio2.h
@@ -0,0 +1,44 @@
+/*
+ * Register definitions for Parallel Input/Output Controller
+ */
+#ifndef __CPU_AT32AP_PIO2_H__
+#define __CPU_AT32AP_PIO2_H__
+
+/* PIO2 register offsets */
+#define PIO2_PER 0x0000
+#define PIO2_PDR 0x0004
+#define PIO2_PSR 0x0008
+#define PIO2_OER 0x0010
+#define PIO2_ODR 0x0014
+#define PIO2_OSR 0x0018
+#define PIO2_IFER 0x0020
+#define PIO2_IFDR 0x0024
+#define PIO2_ISFR 0x0028
+#define PIO2_SODR 0x0030
+#define PIO2_CODR 0x0034
+#define PIO2_ODSR 0x0038
+#define PIO2_PDSR 0x003c
+#define PIO2_IER 0x0040
+#define PIO2_IDR 0x0044
+#define PIO2_IMR 0x0048
+#define PIO2_ISR 0x004c
+#define PIO2_MDER 0x0050
+#define PIO2_MDDR 0x0054
+#define PIO2_MDSR 0x0058
+#define PIO2_PUDR 0x0060
+#define PIO2_PUER 0x0064
+#define PIO2_PUSR 0x0068
+#define PIO2_ASR 0x0070
+#define PIO2_BSR 0x0074
+#define PIO2_ABSR 0x0078
+#define PIO2_OWER 0x00a0
+#define PIO2_OWDR 0x00a4
+#define PIO2_OWSR 0x00a8
+
+/* Register access macros */
+#define pio2_readl(port,reg) \
+ readl((port)->regs + PIO2_##reg)
+#define pio2_writel(port,reg,value) \
+ writel((value), (port)->regs + PIO2_##reg)
+
+#endif /* __CPU_AT32AP_PIO2_H__ */