summaryrefslogtreecommitdiff
path: root/cpu/at32ap/at32ap700x
diff options
context:
space:
mode:
authorJulien May <mailinglist@miromico.ch>2008-06-23 13:57:52 +0200
committerHaavard Skinnemoen <haavard.skinnemoen@atmel.com>2008-07-30 10:06:11 +0200
commit5c374c9ee16fee2bf68533cc4010b3c0df21f783 (patch)
treeba1adfdfda78d9c7061199fc4de438527b941df5 /cpu/at32ap/at32ap700x
parent1ca9950b46c0aded14c80f728f6238625d723a19 (diff)
downloadu-boot-imx-5c374c9ee16fee2bf68533cc4010b3c0df21f783.zip
u-boot-imx-5c374c9ee16fee2bf68533cc4010b3c0df21f783.tar.gz
u-boot-imx-5c374c9ee16fee2bf68533cc4010b3c0df21f783.tar.bz2
Add support for the hammerhead (AVR32) board
The Hammerhead platform is built around a AVR32 32-bit microcontroller from Atmel. It offers versatile peripherals, such as ethernet, usb device, usb host etc. The board also incooperates a power supply and is a Power over Ethernet (PoE) Powered Device (PD). Additonally, a Cyclone III FPGA from Altera is integrated on the board. The FPGA is mapped into the 32-bit AVR memory bus. The FPGA offers two DDR2 SDRAM interfaces, which will cover even the most exceptional need of memory bandwidth. Together with the onboard video decoder the board is ready for video processing. For more information see: http:///www.miromico.com/hammerhead Signed-off-by: Julien May <mailinglist@miromico.ch> [haavard.skinnemoen@atmel.com: various small fixes and adaptions] Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
Diffstat (limited to 'cpu/at32ap/at32ap700x')
-rw-r--r--cpu/at32ap/at32ap700x/sm.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/cpu/at32ap/at32ap700x/sm.h b/cpu/at32ap/at32ap700x/sm.h
index 6492c8e..b6e4409 100644
--- a/cpu/at32ap/at32ap700x/sm.h
+++ b/cpu/at32ap/at32ap700x/sm.h
@@ -21,7 +21,7 @@
#define SM_PM_IMR 0x0048
#define SM_PM_ISR 0x004c
#define SM_PM_ICR 0x0050
-#define SM_PM_GCCTRL 0x0060
+#define SM_PM_GCCTRL(x) (0x0060 + 4 * x)
#define SM_RTC_CTRL 0x0080
#define SM_RTC_VAL 0x0084
#define SM_RTC_TOP 0x0088