summaryrefslogtreecommitdiff
path: root/cpu/74xx_7xx
diff options
context:
space:
mode:
authorKumar Gala <galak@kernel.crashing.org>2008-08-15 08:24:32 -0500
committerWolfgang Denk <wd@denx.de>2008-08-19 00:57:28 +0200
commitfcd69a1a57fb2af4d26201422095a4be9f36963e (patch)
treedcd7a78e4dffdc7b0d1ad53da21345aa5887ca63 /cpu/74xx_7xx
parenta15b07104ca7bbb7093c9009c9ae1b58b4202d13 (diff)
downloadu-boot-imx-fcd69a1a57fb2af4d26201422095a4be9f36963e.zip
u-boot-imx-fcd69a1a57fb2af4d26201422095a4be9f36963e.tar.gz
u-boot-imx-fcd69a1a57fb2af4d26201422095a4be9f36963e.tar.bz2
Clean up usage of icache_disable/dcache_disable
There is no point in disabling the icache on 7xx/74xx/86xx parts and not also flushing the icache. All callers of invalidate_l1_instruction_cache() call icache_disable() right after. Make it so icache_disable() calls invalidate_l1_instruction_cache() for us. Also, dcache_disable() already calls dcache_flush() so there is no point in the explicit calls of dcache_flush(). Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'cpu/74xx_7xx')
-rw-r--r--cpu/74xx_7xx/cache.S4
1 files changed, 4 insertions, 0 deletions
diff --git a/cpu/74xx_7xx/cache.S b/cpu/74xx_7xx/cache.S
index 3a745cb..eac4544 100644
--- a/cpu/74xx_7xx/cache.S
+++ b/cpu/74xx_7xx/cache.S
@@ -245,6 +245,10 @@ _GLOBAL(icache_enable)
* Disable L1 Instruction cache
*/
_GLOBAL(icache_disable)
+ mflr r4
+ bl invalidate_l1_instruction_cache /* uses r3 */
+ sync
+ mtlr r4
mfspr r3, HID0
li r5, 0
ori r5, r5, HID0_ICE