summaryrefslogtreecommitdiff
path: root/configs/mx6qpsabreauto_defconfig
diff options
context:
space:
mode:
authorYe.Li <B37916@freescale.com>2015-03-23 17:33:43 +0800
committerPeng Fan <Peng.Fan@freescale.com>2015-04-29 15:03:07 +0800
commit76885e14fa8aa562fd2f02c53f1b5a5784678e51 (patch)
tree8d274945fe057b9c17cb12095b59b04bc0cecbc0 /configs/mx6qpsabreauto_defconfig
parent0d631cb912e3c75b8c140cc483c40c3c5984d2d6 (diff)
downloadu-boot-imx-76885e14fa8aa562fd2f02c53f1b5a5784678e51.zip
u-boot-imx-76885e14fa8aa562fd2f02c53f1b5a5784678e51.tar.gz
u-boot-imx-76885e14fa8aa562fd2f02c53f1b5a5784678e51.tar.bz2
MLK-10448-6 imx: mx6qpsabreauto: Add MX6QP SABREAUTO CPU3 board support
1. Add DDR script v1.04 for i.MX6DQP SABREAUTO board. 2. On CPU3 board, enet RGMII tx clock is from internal PLL. Set the GPR5[9] and init the enet pll output to 125Mhz. 3. On CPU3 board, SW1ABC=VDDSOC_IN, SW2=VDDARM_IN. Build target: mx6qpsabreauto_config Signed-off-by: Fugang Duan <B38611@freescale.com> Signed-off-by: Robin Gong <b38343@freescale.com> Signed-off-by: Ye.Li <B37916@freescale.com> (cherry picked from commit e0b316f071aa17c8e41a50f395346ab9f012e665) Conflicts: board/freescale/mx6qsabreauto/mx6qsabreauto.c boards.cfg
Diffstat (limited to 'configs/mx6qpsabreauto_defconfig')
-rw-r--r--configs/mx6qpsabreauto_defconfig7
1 files changed, 7 insertions, 0 deletions
diff --git a/configs/mx6qpsabreauto_defconfig b/configs/mx6qpsabreauto_defconfig
new file mode 100644
index 0000000..d2e8f1b
--- /dev/null
+++ b/configs/mx6qpsabreauto_defconfig
@@ -0,0 +1,7 @@
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6qsabreauto/imximage.cfg,MX6QP"
+CONFIG_ARM=y
+CONFIG_TARGET_MX6QSABREAUTO=y
+CONFIG_SYS_MALLOC_F=y
+CONFIG_SYS_MALLOC_F_LEN=0x400
+CONFIG_DM=y
+CONFIG_DM_THERMAL=y