summaryrefslogtreecommitdiff
path: root/common/cmd_universe.c
diff options
context:
space:
mode:
authorYork Sun <yorksun@freescale.com>2012-10-08 07:44:23 +0000
committerAndy Fleming <afleming@freescale.com>2012-10-22 14:31:26 -0500
commit123922b1e583dc6bd6b8909af2d788f6e40a33a9 (patch)
treeed286734f765f1b12624b4ea9b878b6e94173569 /common/cmd_universe.c
parent57495e4e5e70d6a4e9b8f053bdf099f9cdb363d2 (diff)
downloadu-boot-imx-123922b1e583dc6bd6b8909af2d788f6e40a33a9.zip
u-boot-imx-123922b1e583dc6bd6b8909af2d788f6e40a33a9.tar.gz
u-boot-imx-123922b1e583dc6bd6b8909af2d788f6e40a33a9.tar.bz2
powerpc/mpc8xxx: Fix DDR driver handling quad-rank DIMMs and address calculation
Fix handling quad-rank DIMMs in a system with two DIMM slots and first slot supports both dual-rank DIMM and quad-rank DIMM. For systems with quad-rank DIMM and double dual-rank DIMMs, cs_config registers need to be enabled to maintain proper ODT operation. The inactive CS should have bnds registers cleared. Fix the turnaround timing for systems with all chip-selects enabled. This wasn't an issue before because DDR was running lower than 1600MT/s with this interleaving mode. Fix DDR address calculation. It wasn't an issue until we have multiple controllers with each more than 4GB and interleaving is disabled. It also fixes the message of DDR: 2 GiB (DDR3, 64-bit, CL=0.5, ECC off) when debugging DDR and first DDR controller is disabled. With the fix, the first enabled controller information will be displayed. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'common/cmd_universe.c')
0 files changed, 0 insertions, 0 deletions