summaryrefslogtreecommitdiff
path: root/boards.cfg
diff options
context:
space:
mode:
authorJason Liu <r64343@freescale.com>2013-05-14 12:46:04 +0800
committerJason Liu <r64343@freescale.com>2013-05-21 13:24:45 +0800
commit84f4e5244a3824a489088d125032be090c9fbf11 (patch)
tree903e60f94f1e22a87c6845afcf5e6c27d0bfe103 /boards.cfg
parent6d585204dc9da84da2c6400660761c35f6b125dd (diff)
downloadu-boot-imx-84f4e5244a3824a489088d125032be090c9fbf11.zip
u-boot-imx-84f4e5244a3824a489088d125032be090c9fbf11.tar.gz
u-boot-imx-84f4e5244a3824a489088d125032be090c9fbf11.tar.bz2
ENGR00263305-4 i.mx6:sabresd: Add the i.MX6solo sabresd support
This patch is to add the i.MX6solo sabre-sd support, The i.MX6solo sabre-sd board configuration has the following difference with i.MX6dl sabre-sd: - DDR bus width: 32bit - DDR capacity: 512M Signed-off-by: Jason Liu <r64343@freescale.com>
Diffstat (limited to 'boards.cfg')
-rw-r--r--boards.cfg1
1 files changed, 1 insertions, 0 deletions
diff --git a/boards.cfg b/boards.cfg
index be32975..e0fd061 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -260,6 +260,7 @@ mx6qarm2 arm armv7 mx6qarm2 freesca
mx6qsabreauto arm armv7 mx6qsabreauto freescale mx6 mx6qsabreauto:IMX_CONFIG=board/freescale/mx6qsabreauto/imximage.cfg,MX6Q,DEFAULT_FDT_FILE="imx6q-sabreauto.dtb",DDR_MB=2048
mx6qsabrelite arm armv7 mx6qsabrelite freescale mx6 mx6qsabrelite:IMX_CONFIG=board/freescale/imx/ddr/mx6q_4x_mt41j128.cfg
mx6qsabresd arm armv7 mx6qsabresd freescale mx6 mx6qsabresd:IMX_CONFIG=board/freescale/imx/ddr/mx6q_4x_mt41j128.cfg,MX6Q,DEFAULT_FDT_FILE="imx6q-sabresd.dtb",DDR_MB=1024
+mx6solosabresd arm armv7 mx6qsabresd freescale mx6 mx6qsabresd:IMX_CONFIG=board/freescale/mx6qsabresd/mx6solo_4x_mt41j128.cfg,MX6DL,DEFAULT_FDT_FILE="imx6dl-sabresd.dtb",DDR_MB=512
eco5pk arm armv7 eco5pk 8dtech omap3
nitrogen6dl arm armv7 nitrogen6x boundary mx6 nitrogen6x:IMX_CONFIG=board/boundary/nitrogen6x/nitrogen6dl.cfg,MX6DL,DDR_MB=1024
nitrogen6dl2g arm armv7 nitrogen6x boundary mx6 nitrogen6x:IMX_CONFIG=board/boundary/nitrogen6x/nitrogen6dl2g.cfg,MX6DL,DDR_MB=2048