summaryrefslogtreecommitdiff
path: root/board
diff options
context:
space:
mode:
authorMagnus Lilja <lilja.magnus@gmail.com>2008-06-09 22:58:48 +0200
committerWolfgang Denk <wd@denx.de>2008-07-01 21:13:20 +0200
commit83002a77cbdf383015ca384eff5fa31722d8e571 (patch)
treeed74f303f1db4d993b8c0875c80b8727558f650d /board
parentf8cc312bbee69257d741dc9f4062f4a0f5adf609 (diff)
downloadu-boot-imx-83002a77cbdf383015ca384eff5fa31722d8e571.zip
u-boot-imx-83002a77cbdf383015ca384eff5fa31722d8e571.tar.gz
u-boot-imx-83002a77cbdf383015ca384eff5fa31722d8e571.tar.bz2
i.MX31: Cleanup comments in lowlevel_init.S.
Signed-off-by: Magnus Lilja <lilja.magnus@gmail.com>
Diffstat (limited to 'board')
-rw-r--r--board/imx31_litekit/lowlevel_init.S4
-rw-r--r--board/imx31_phycore/lowlevel_init.S4
2 files changed, 4 insertions, 4 deletions
diff --git a/board/imx31_litekit/lowlevel_init.S b/board/imx31_litekit/lowlevel_init.S
index 9d96db8..0003a42 100644
--- a/board/imx31_litekit/lowlevel_init.S
+++ b/board/imx31_litekit/lowlevel_init.S
@@ -62,9 +62,9 @@ lowlevel_init:
REG 0x43FAC26C, 0 /* SDCLK */
REG 0x43FAC270, 0 /* CAS */
REG 0x43FAC274, 0 /* RAS */
- REG 0x43FAC27C, 0x1000 /* CS2 CSD0) */
+ REG 0x43FAC27C, 0x1000 /* CS2 (CSD0) */
REG 0x43FAC284, 0 /* DQM3 */
- REG 0x43FAC288, 0 /* DQM2, DQM1, DQM0, SD31-SD0, A25-A0, MA10 0x288..0x2DC) */
+ REG 0x43FAC288, 0 /* DQM2, DQM1, DQM0, SD31-SD0, A25-A0, MA10 (0x288..0x2DC) */
REG 0x43FAC28C, 0
REG 0x43FAC290, 0
REG 0x43FAC294, 0
diff --git a/board/imx31_phycore/lowlevel_init.S b/board/imx31_phycore/lowlevel_init.S
index 70f30c0..c5d6eb0 100644
--- a/board/imx31_phycore/lowlevel_init.S
+++ b/board/imx31_phycore/lowlevel_init.S
@@ -63,9 +63,9 @@ lowlevel_init:
REG 0x43FAC26C, 0 /* SDCLK */
REG 0x43FAC270, 0 /* CAS */
REG 0x43FAC274, 0 /* RAS */
- REG 0x43FAC27C, 0x1000 /* CS2 CSD0) */
+ REG 0x43FAC27C, 0x1000 /* CS2 (CSD0) */
REG 0x43FAC284, 0 /* DQM3 */
- REG 0x43FAC288, 0 /* DQM2, DQM1, DQM0, SD31-SD0, A25-A0, MA10 0x288..0x2DC) */
+ REG 0x43FAC288, 0 /* DQM2, DQM1, DQM0, SD31-SD0, A25-A0, MA10 (0x288..0x2DC) */
REG 0x43FAC28C, 0
REG 0x43FAC290, 0
REG 0x43FAC294, 0