diff options
| author | Tom Warren <twarren@nvidia.com> | 2013-03-11 16:43:49 -0700 |
|---|---|---|
| committer | Tom Warren <twarren@nvidia.com> | 2013-03-14 11:49:14 -0700 |
| commit | 477393e7875cf4261f107fdfb8887309ea7fc3f7 (patch) | |
| tree | 592cc33128eb526af42ed7196078ba6251226c9e /board | |
| parent | 5647c0343176d8ea257abf44211c493ef139d3e8 (diff) | |
| download | u-boot-imx-477393e7875cf4261f107fdfb8887309ea7fc3f7.zip u-boot-imx-477393e7875cf4261f107fdfb8887309ea7fc3f7.tar.gz u-boot-imx-477393e7875cf4261f107fdfb8887309ea7fc3f7.tar.bz2 | |
Tegra114: Dalmore: Add pad config tables/code based on pinmux code
Pad config registers exist in APB_MISC_GP space, and control slew
rate, drive strengh, schmidt, high-speed, and low-power modes for
all of the pingroups in Tegra30. This builds off of the pinmux
way of constructing init tables to configure select pads (SDIOCFG,
for instance) during pinmux_init().
Currently, no padcfg entries exist. SDIO3CFG will be added when the
MMC driver is added as per the TRM to work with the SD-card slot on
Dalmore E1611.
Signed-off-by: Tom Warren <twarren@nvidia.com>
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Diffstat (limited to 'board')
| -rw-r--r-- | board/nvidia/dalmore/pinmux-config-dalmore.h | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/board/nvidia/dalmore/pinmux-config-dalmore.h b/board/nvidia/dalmore/pinmux-config-dalmore.h index cb48b3b..3ef6f4e 100644 --- a/board/nvidia/dalmore/pinmux-config-dalmore.h +++ b/board/nvidia/dalmore/pinmux-config-dalmore.h @@ -79,6 +79,18 @@ #define USB_PINMUX CEC_PINMUX +#define DEFAULT_PADCFG(_padgrp, _slwf, _slwr, _drvup, _drvdn, _lpmd, _schmt, _hsm) \ + { \ + .padgrp = PDRIVE_PINGROUP_##_padgrp, \ + .slwf = _slwf, \ + .slwr = _slwr, \ + .drvup = _drvup, \ + .drvdn = _drvdn, \ + .lpmd = PGRP_LPMD_##_lpmd, \ + .schmt = PGRP_SCHMT_##_schmt, \ + .hsm = PGRP_HSM_##_hsm, \ + } + static struct pingroup_config tegra114_pinmux_common[] = { /* EXTPERIPH1 pinmux */ DEFAULT_PINMUX(CLK1_OUT, EXTPERIPH1, NORMAL, NORMAL, OUTPUT), |