diff options
| author | Peter Tyser <ptyser@xes-inc.com> | 2009-07-17 19:01:05 -0500 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2009-07-24 06:42:31 +0200 |
| commit | 108d6d0099372f9f6532c3198fbaacabc121c9b3 (patch) | |
| tree | ef297aefd2ce395e25ff7059f42d0d3941846564 /board/xpedite1k | |
| parent | c86d00a2ed923002f1ab0bfb0a925522628302e9 (diff) | |
| download | u-boot-imx-108d6d0099372f9f6532c3198fbaacabc121c9b3.zip u-boot-imx-108d6d0099372f9f6532c3198fbaacabc121c9b3.tar.gz u-boot-imx-108d6d0099372f9f6532c3198fbaacabc121c9b3.tar.bz2 | |
xpedite1k: Remove support for fixed SDRAM configuration
All XPedite1000's have SPD EEPROMs present and no fixed configuration
parameters are currently defined or used
Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/xpedite1k')
| -rw-r--r-- | board/xpedite1k/xpedite1k.c | 64 |
1 files changed, 1 insertions, 63 deletions
diff --git a/board/xpedite1k/xpedite1k.c b/board/xpedite1k/xpedite1k.c index 9abb83f..8a4e76c 100644 --- a/board/xpedite1k/xpedite1k.c +++ b/board/xpedite1k/xpedite1k.c @@ -29,12 +29,6 @@ DECLARE_GLOBAL_DATA_PTR; -#define BOOT_SMALL_FLASH 32 /* 00100000 */ -#define FLASH_ONBD_N 2 /* 00000010 */ -#define FLASH_SRAM_SEL 1 /* 00000001 */ - -long int fixed_sdram (void); - int board_early_init_f(void) { unsigned long sdrreg; @@ -117,64 +111,8 @@ int checkboard (void) phys_size_t initdram (int board_type) { - long dram_size = 0; - -#if defined(CONFIG_SPD_EEPROM) - dram_size = spd_sdram (); -#else - dram_size = fixed_sdram (); -#endif - return dram_size; -} - -#if !defined(CONFIG_SPD_EEPROM) -/************************************************************************* - * fixed sdram init -- doesn't use serial presence detect. - * - * Assumes: 128 MB, non-ECC, non-registered - * PLB @ 133 MHz - * - ************************************************************************/ -long int fixed_sdram (void) -{ - uint reg; - - /*-------------------------------------------------------------------- - * Setup some default - *------------------------------------------------------------------*/ - mtsdram (mem_uabba, 0x00000000); /* ubba=0 (default) */ - mtsdram (mem_slio, 0x00000000); /* rdre=0 wrre=0 rarw=0 */ - mtsdram (mem_devopt, 0x00000000); /* dll=0 ds=0 (normal) */ - mtsdram (mem_wddctr, 0x00000000); /* wrcp=0 dcd=0 */ - mtsdram (mem_clktr, 0x40000000); /* clkp=1 (90 deg wr) dcdt=0 */ - - /*-------------------------------------------------------------------- - * Setup for board-specific specific mem - *------------------------------------------------------------------*/ - /* - * Following for CAS Latency = 2.5 @ 133 MHz PLB - */ - mtsdram (mem_b0cr, 0x000a4001); /* SDBA=0x000 128MB, Mode 3, enabled */ - mtsdram (mem_tr0, 0x410a4012); /* WR=2 WD=1 CL=2.5 PA=3 CP=4 LD=2 */ - /* RA=10 RD=3 */ - mtsdram (mem_tr1, 0x8080082f); /* SS=T2 SL=STAGE 3 CD=1 CT=0x02f */ - mtsdram (mem_rtr, 0x08200000); /* Rate 15.625 ns @ 133 MHz PLB */ - mtsdram (mem_cfg1, 0x00000000); /* Self-refresh exit, disable PM */ - udelay (400); /* Delay 200 usecs (min) */ - - /*-------------------------------------------------------------------- - * Enable the controller, then wait for DCEN to complete - *------------------------------------------------------------------*/ - mtsdram (mem_cfg0, 0x86000000); /* DCEN=1, PMUD=1, 64-bit */ - for (;;) { - mfsdram (mem_mcsts, reg); - if (reg & 0x80000000) - break; - } - - return (128 * 1024 * 1024); /* 128 MB */ + return spd_sdram(); } -#endif /* !defined(CONFIG_SPD_EEPROM) */ /************************************************************************* |