summaryrefslogtreecommitdiff
path: root/board/xilinx
diff options
context:
space:
mode:
authorCodrin Ciubotariu <codrin.ciubotariu@freescale.com>2015-12-15 15:21:06 +0200
committerJoe Hershberger <joe.hershberger@ni.com>2016-01-28 12:22:19 -0600
commitaae0e68909bf2ef1b60d18c54105ab8b9c67c5a2 (patch)
tree5ee618d3daa2488bf3cd18d0d8caaa03b84e75a3 /board/xilinx
parentbf9f2ed83b16c6d037609278f66dbf54f40b1903 (diff)
downloadu-boot-imx-aae0e68909bf2ef1b60d18c54105ab8b9c67c5a2.zip
u-boot-imx-aae0e68909bf2ef1b60d18c54105ab8b9c67c5a2.tar.gz
u-boot-imx-aae0e68909bf2ef1b60d18c54105ab8b9c67c5a2.tar.bz2
drivers: net: vsc9953: Add LAG support
You can now configure LAG on VSC9953's ports using the command: ethsw [port <port_no>] aggr {[help] | show | <lag_group_no>} A port must belong to a single LAG. By default, a port belongs to a LAG equal to the port's number. For each frame, a hash will be calculated based on Source/Destination MAC addresses, Source/Destination IP(v4/v6) addresses, Source/Destination ports. This hash will be used to select a single egress port from LAG. This also assures that frames from the same flow will always have the same egress port. Signed-off-by: Codrin Ciubotariu <codrin.ciubotariu@freescale.com> Acked-by: Joe Hershberger <joe.hershberger@ni.com>
Diffstat (limited to 'board/xilinx')
0 files changed, 0 insertions, 0 deletions