summaryrefslogtreecommitdiff
path: root/board/xaeniax
diff options
context:
space:
mode:
authorDavid Jander <david@protonic.nl>2011-07-13 21:11:53 +0000
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>2011-09-04 11:36:11 +0200
commit9db1bfa110ac411ab3468e817f7f74b2439eb8c8 (patch)
treec9fd5e7dc463937e8642e410c644ebdf067dfbe3 /board/xaeniax
parent96c9745fa1f03a0e24d09a32344a1f0c821bc9af (diff)
downloadu-boot-imx-9db1bfa110ac411ab3468e817f7f74b2439eb8c8.zip
u-boot-imx-9db1bfa110ac411ab3468e817f7f74b2439eb8c8.tar.gz
u-boot-imx-9db1bfa110ac411ab3468e817f7f74b2439eb8c8.tar.bz2
ARM: MX51: PLL errata workaround
This is a port of the official PLL errata workaround from Freescale to mainline u-boot. The PLL's in the i.MX51 processor can go out of lock due to a metastable condition in an analog flip-flop when used at high frequencies. This workaround implements an undocumented feature in the PLL (dither mode), which causes the effect of this failure to be much lower (in terms of frequency deviation), avoiding system failure, or at least decreasing the likelihood of system failure. Signed-off-by: David Jander <david@protonic.nl>
Diffstat (limited to 'board/xaeniax')
0 files changed, 0 insertions, 0 deletions