summaryrefslogtreecommitdiff
path: root/board/sbc8349/sbc8349.c
diff options
context:
space:
mode:
authorKim Phillips <kim.phillips@freescale.com>2007-08-16 22:52:48 -0500
committerKim Phillips <kim.phillips@freescale.com>2007-08-16 23:12:24 -0500
commitbbea46f76f767b919070b4829bf34c86bd223248 (patch)
tree1c4eec552cd1ede648ef3c8e4a6d6c70f431e536 /board/sbc8349/sbc8349.c
parent14778585d1389d86d5846efec29e5fce892680ce (diff)
downloadu-boot-imx-bbea46f76f767b919070b4829bf34c86bd223248.zip
u-boot-imx-bbea46f76f767b919070b4829bf34c86bd223248.tar.gz
u-boot-imx-bbea46f76f767b919070b4829bf34c86bd223248.tar.bz2
mpc83xx: implement board_add_ram_info
add board_add_ram_info, to make memory diagnostic output more consistent. u-boot banner output now looks like: DRAM: 256 MB (DDR1, 64-bit, ECC on) and for boards with SDRAM on the local bus, a line such as this is added: SDRAM: 64 MB (local bus) also replaced some magic numbers with their equivalent define names. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Diffstat (limited to 'board/sbc8349/sbc8349.c')
-rw-r--r--board/sbc8349/sbc8349.c5
1 files changed, 1 insertions, 4 deletions
diff --git a/board/sbc8349/sbc8349.c b/board/sbc8349/sbc8349.c
index 4cd447e..86166ea 100644
--- a/board/sbc8349/sbc8349.c
+++ b/board/sbc8349/sbc8349.c
@@ -64,8 +64,6 @@ long int initdram (int board_type)
if ((im->sysconf.immrbar & IMMRBAR_BASE_ADDR) != (u32)im)
return -1;
- puts("Initializing\n");
-
/* DDR SDRAM - Main SODIMM */
im->sysconf.ddrlaw[0].bar = CFG_DDR_BASE & LAWBAR_BAR;
#if defined(CONFIG_SPD_EEPROM)
@@ -84,7 +82,6 @@ long int initdram (int board_type)
*/
ddr_enable_ecc(msize * 1024 * 1024);
#endif
- puts(" DDR RAM: ");
/* return total bus SDRAM size(bytes) -- DDR */
return (msize * 1024 * 1024);
}
@@ -130,7 +127,7 @@ int fixed_sdram(void)
#if defined(CONFIG_DDR_2T_TIMING)
| SDRAM_CFG_2T_EN
#endif
- | 2 << SDRAM_CFG_SDRAM_TYPE_SHIFT;
+ | SDRAM_CFG_SDRAM_TYPE_DDR1;
#if defined (CONFIG_DDR_32BIT)
/* for 32-bit mode burst length is 8 */
im->ddr.sdram_cfg |= (SDRAM_CFG_32_BE | SDRAM_CFG_8_BE);