summaryrefslogtreecommitdiff
path: root/board/samsung
diff options
context:
space:
mode:
authorAkshay Saraswat <akshay.s@samsung.com>2013-03-21 02:13:13 +0000
committerMinkyu Kang <mk7.kang@samsung.com>2013-03-29 20:36:48 +0900
commita4d40b856fb2674de55677bf73ec7d1821efd997 (patch)
tree5783b8988df1d1887d949609c4c7260845bad2f5 /board/samsung
parent2c6346c1beb1d4debe9c79dc7f72c4e62a77859d (diff)
downloadu-boot-imx-a4d40b856fb2674de55677bf73ec7d1821efd997.zip
u-boot-imx-a4d40b856fb2674de55677bf73ec7d1821efd997.tar.gz
u-boot-imx-a4d40b856fb2674de55677bf73ec7d1821efd997.tar.bz2
Exynos5: clock: Fix a typo bug in exynos clock init
We intended to clear the bits of CLK_SRC_TOP2 register, instead we were writing on the reserved bits of src_core1 register. Since the default value of clk_src_top2 register were itself zero, this typo was not creating any big issue. But it is better to fix this error for better readability of the code. Signed-off-by: Hatim Ali <hatim.rv@samsung.com> Signed-off-by: Akshay Saraswat <akshay.s@samsung.com> Acked-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
Diffstat (limited to 'board/samsung')
-rw-r--r--board/samsung/smdk5250/clock_init.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/board/samsung/smdk5250/clock_init.c b/board/samsung/smdk5250/clock_init.c
index baa3042..5b9e82f 100644
--- a/board/samsung/smdk5250/clock_init.c
+++ b/board/samsung/smdk5250/clock_init.c
@@ -434,10 +434,10 @@ void system_clock_init()
val = readl(&clk->mux_stat_core1);
} while ((val | MUX_MPLL_SEL_MASK) != val);
- clrbits_le32(&clk->src_core1, MUX_CPLL_SEL_MASK);
- clrbits_le32(&clk->src_core1, MUX_EPLL_SEL_MASK);
- clrbits_le32(&clk->src_core1, MUX_VPLL_SEL_MASK);
- clrbits_le32(&clk->src_core1, MUX_GPLL_SEL_MASK);
+ clrbits_le32(&clk->src_top2, MUX_CPLL_SEL_MASK);
+ clrbits_le32(&clk->src_top2, MUX_EPLL_SEL_MASK);
+ clrbits_le32(&clk->src_top2, MUX_VPLL_SEL_MASK);
+ clrbits_le32(&clk->src_top2, MUX_GPLL_SEL_MASK);
tmp = MUX_CPLL_SEL_MASK | MUX_EPLL_SEL_MASK | MUX_VPLL_SEL_MASK
| MUX_GPLL_SEL_MASK;
do {