summaryrefslogtreecommitdiff
path: root/board/ronetix
diff options
context:
space:
mode:
authorVitaly Andrianov <vitalya@ti.com>2014-10-22 17:47:58 +0300
committerTom Rini <trini@ti.com>2014-10-23 11:27:29 -0400
commit89f44bb0ceda8ba6b96f16d84a0a8a014f251e6e (patch)
tree73ddf2d3c066e9a52aad7b5312c651e266092bc9 /board/ronetix
parent079da2d514a447626a81f9df45c9f57e2f512a77 (diff)
downloadu-boot-imx-89f44bb0ceda8ba6b96f16d84a0a8a014f251e6e.zip
u-boot-imx-89f44bb0ceda8ba6b96f16d84a0a8a014f251e6e.tar.gz
u-boot-imx-89f44bb0ceda8ba6b96f16d84a0a8a014f251e6e.tar.bz2
keystone2: ecc: add ddr3 error detection and correction support
This patch adds the DDR3 ECC support to enable ECC in the DDR3 EMIF controller for Keystone II devices. By default, ECC will only be enabled if RMW is supported in the DDR EMIF controller. The entire DDR memory will be scrubbed to zero using an EDMA channel after ECC is enabled and before u-boot is re-located to DDR memory. An ecc_test environment variable is added for ECC testing. If ecc_test is set to 0, a detection of 2-bit error will reset the device, if ecc_test is set to 1, 2-bit error detection will not reset the device, user can still boot the kernel to check the ECC error handling in kernel. Signed-off-by: Hao Zhang <hzhang@ti.com> Signed-off-by: Vitaly Andrianov <vitalya@ti.com> Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@ti.com>
Diffstat (limited to 'board/ronetix')
0 files changed, 0 insertions, 0 deletions